This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: RFC: Improve MIPS code generation.


On Fri, Oct 03, 2003 at 03:23:49PM -0700, David Daney wrote:
> Daniel Jacobowitz wrote:
> 
> >On Fri, Oct 03, 2003 at 03:13:04PM -0700, David Daney wrote:
> > 
> >
> >>Recently I have been thinking about gcc's code generation especially
> >>WRT the MIPS o32 ABI, but I think that the ideas might be relevant to
> >>other architectures as well.
> >>
> >>I am not quite sure how to implement this, but wanted to get feedback.
> >>   
> >>
> >
> >FYI, Alpha already implements this.  It's done more effectively as a
> >linker optimization and takes a fair bit of code.
> >
> > 
> >
> But the compiler can (and does) move the load of the JALR target 
> register away from the JALR, which would make it very difficult for the 
> linker to convert it into a BAL.

Take a look at the Alpha implementation of this.  It involves special
relocation types, and is quite robust.

-- 
Daniel Jacobowitz
MontaVista Software                         Debian GNU/Linux Developer


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]