This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: PPC64 Compiler bug !!

From: Mike Stump <mrs at apple dot com>
To: linas at austin dot ibm dot com
Cc: David Edelsohn <dje at watson dot ibm dot com>, Alan Modra <amodra at bigpond dot net dot au>, Steve Munroe <sjmunroe at us dot ibm dot com>, linuxppc64-dev at lists dot linuxppc dot org, alanm at redhat dot com, olh at suse dot com, peter at bergner dot org, gcc at gcc dot gnu dot org
Date: Mon, 16 Jun 2003 22:05:22 -0700
Subject: Re: PPC64 Compiler bug !!

On Friday, June 13, 2003, at 10:23 AM, linas@austin.ibm.com wrote:

Based on the email replies, and on a few tests run over here,
-msoft-float also seems to have the undocumented but valuable side
effect of preventing the use of FPR's in DImode moves.

On processors that have specialized registers for the floating point unit, -msoft-float disappears those registers. This should be documented and certainly can be relied upon.

If you want to fix the documentation to be clearer, that'd be good.

My documentation seems to only mention -msoft-float for the DEC Alpha,
and not as a PPC flag.

Odd. My documentation seems to have it:

http://gcc.gnu.org/onlinedocs/gcc-3.3/gcc/RS-6000-and-PowerPC- Options.html#RS%2f6000%20and%20PowerPC%20Options

Follow-Ups:
- Re: PPC64 Compiler bug !!
  - From: linas

References:
- Re: PPC64 Compiler bug !!
  - From: linas

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]