This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

single precision on sparc/slowlaris

From: "Chris Croswhite" <ccroswhite at get2chip dot com>
To: <gcc at gcc dot gnu dot org>
Date: Thu, 9 Jan 2003 17:15:33 -0800 (PST)
Subject: single precision on sparc/slowlaris
Reply-to: ccroswhite at get2chip dot com

Okay, I am back.  I need to know how to set the register flag for sparc such
that all precision is 32b   This is so that floats are not upsized and then
down sized when saved out of a register.  Is this possible on
sparc/slowlaris.  I am pretty sure it can be done on x86/linux

TIA,
Chris

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]