This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: An unusual Performance approach using Synthetic registers


On Saturday 04 January 2003 11:59 am, Denis Chertykov wrote:
> dewar@gnat.com (Robert Dewar) writes:

<snip>

> > If "synthetic registers" help, it would
> > just indicate that the optimizer and code generator is operating very
> > poorly.
>
> It's indicate that register allocator is operating very poorly or just
> dumb.

Before I started this, I had never heard of an optimization technique that 
tries to take advantage of L1 cache.  That may very well indicate that the 
register allocator really is "just dumb".  (No flame wars, please.  
Outstanding and brilliant developers did the best they could with the 
algorithms they had.  I sincerely doubt that I could have done as well).  

My approach is sort of a second stab at taking advantage of L1 cache as an 
optimization technique.  For the first stab, see Lal George's paper 
http://cm.bell-labs.com/cm/cs/what/smlnj/compiler-notes/k32.ps.   

Please note that Mr. George's approach was successful in speeding up program 
execution.

Andy


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]