This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Status of SSE/SSE2 builtins on ia32



Hi Bernd and Graham,

what is the status of the SSE/SSE2 builtins for ia32?  Do those work
correctly on a P4 in mainline CVS?

I've noticed that you implemented all (?) of them but under a
different name than Intel specifies in their documentation.  Are you
going to add some headers that redefine the stuff for compatibility
with the Intel compilers?  Are you going to contribute testcases?

Thanks for any insight you can give,
Andreas
-- 
 Andreas Jaeger
  SuSE Labs aj@suse.de
   private aj@arthur.inka.de
    http://www.suse.de/~aj


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]