[gcc/devel/c++-coroutines] Merge master r10-7266.
Iain D Sandoe
iains@gcc.gnu.org
Wed Mar 18 21:18:45 GMT 2020
https://gcc.gnu.org/g:cf4440f646f1828a3a6bd0438e7b443f046642a2
commit cf4440f646f1828a3a6bd0438e7b443f046642a2
Merge: 81481378b33 7a5fffa5ed0
Author: Iain Sandoe <iain@sandoe.co.uk>
Date: Wed Mar 18 20:32:34 2020 +0000
Merge master r10-7266.
2020-03-18 Iain Sandoe <iain@sandoe.co.uk>
* Merge master r10-7266-g7a5fffa5ed0a.
Diff:
gcc/ChangeLog | 3382 ++++
gcc/DATESTAMP | 2 +-
gcc/analyzer/ChangeLog | 55 +
gcc/analyzer/diagnostic-manager.cc | 2 +-
gcc/analyzer/engine.cc | 13 +-
gcc/analyzer/exploded-graph.h | 7 +-
gcc/analyzer/region-model.cc | 265 +-
gcc/analyzer/region-model.h | 90 +-
gcc/analyzer/sm-malloc.cc | 2 +-
gcc/asan.c | 7 +-
gcc/c/ChangeLog | 17 +
gcc/c/c-decl.c | 50 +-
gcc/c/c-tree.h | 12 +-
gcc/c/c-typeck.c | 3 +-
gcc/config/aarch64/aarch64.c | 48 +-
gcc/config/aarch64/aarch64.md | 22 +-
gcc/config/arc/arc.c | 2 +-
gcc/config/arm/arm-builtins.c | 188 +
gcc/config/arm/arm-protos.h | 1 +
gcc/config/arm/arm.c | 25 +
gcc/config/arm/arm_mve.h | 16961 ++++++++++++++++---
gcc/config/arm/arm_mve_builtins.def | 506 +
gcc/config/arm/constraints.md | 16 +-
gcc/config/arm/mve.md | 6415 ++++++-
gcc/config/arm/predicates.md | 16 +
gcc/config/gcn/gcn-valu.md | 31 +-
gcc/config/gcn/gcn.h | 4 +
gcc/cp/ChangeLog | 31 +
gcc/cp/constraint.cc | 8 +-
gcc/cp/coroutines.cc | 4 +-
gcc/cp/decl.c | 9 +
gcc/cp/logic.cc | 8 +-
gcc/cp/parser.c | 72 +-
gcc/cp/pt.c | 2 +-
gcc/cp/tree.c | 20 +-
gcc/d/ChangeLog | 6 +
gcc/d/d-target.cc | 2 +-
gcc/d/expr.cc | 2 +-
gcc/dwarf2out.c | 70 +-
gcc/fold-const.c | 7 +-
gcc/fortran/ChangeLog | 6 +
gcc/fortran/class.c | 2 +-
gcc/fortran/trans-types.c | 2 +-
gcc/gimple-fold.c | 10 +-
gcc/gimple-loop-versioning.cc | 2 +-
gcc/ipa-predicate.c | 2 +-
gcc/optinfo-emit-json.cc | 2 +-
gcc/testsuite/ChangeLog | 1387 +-
.../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +-
gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 +
gcc/testsuite/g++.dg/abi/mangle74.C | 30 +
gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 +
gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 +
gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +-
.../g++.dg/goacc/firstprivate-mappings-1.C | 12 +-
gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 +
gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 +
gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 +
gcc/testsuite/gcc.dg/pr94172-1.c | 12 +
gcc/testsuite/gcc.dg/pr94172-2.c | 19 +
gcc/testsuite/gcc.dg/pr94188.c | 10 +
gcc/testsuite/gcc.dg/torture/pr94206.c | 17 +
gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 +
.../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 +
gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 +
.../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +-
.../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +-
.../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +-
.../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +-
.../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +-
.../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +-
.../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 +
.../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 2 +-
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 +
.../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 +
.../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 +
.../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 +
.../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 +
.../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 +
.../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 +
.../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 +
.../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 +
.../vldrdq_gather_shifted_offset_z_s64.c | 22 +
.../vldrdq_gather_shifted_offset_z_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 +
.../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 +
.../vldrhq_gather_shifted_offset_z_f16.c | 22 +
.../vldrhq_gather_shifted_offset_z_s16.c | 22 +
.../vldrhq_gather_shifted_offset_z_s32.c | 22 +
.../vldrhq_gather_shifted_offset_z_u16.c | 22 +
.../vldrhq_gather_shifted_offset_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 +
.../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 +
.../vldrwq_gather_shifted_offset_z_f32.c | 22 +
.../vldrwq_gather_shifted_offset_z_s32.c | 22 +
.../vldrwq_gather_shifted_offset_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 +
.../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 +
.../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 +
.../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 +
.../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 +
.../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 +
.../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 +
.../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 +
.../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 +
.../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 +
.../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 +
.../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 +
.../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 +
.../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 +
.../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 +
.../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 +
.../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 +
.../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 +
.../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 +
.../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 +
.../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 +
.../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 +
.../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 +
.../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 +
.../vstrdq_scatter_shifted_offset_p_s64.c | 22 +
.../vstrdq_scatter_shifted_offset_p_u64.c | 22 +
.../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 +
.../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_f16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_s16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_s32.c | 22 +
.../vstrhq_scatter_shifted_offset_p_u16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_u32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_f32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_s32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_u32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 +
gcc/tree-ssa-dom.c | 9 +-
gcc/tree-ssa-forwprop.c | 11 +-
gcc/tree-ssa-loop-im.c | 3 +-
gcc/tree-ssa-strlen.c | 5 +-
gcc/tree-ssa-strlen.h | 2 +-
libgomp/ChangeLog | 12 +
.../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 +
.../firstprivate-mappings-1.c | 9 +
.../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +-
libstdc++-v3/ChangeLog | 33 +
libstdc++-v3/include/bits/stl_algobase.h | 2 +-
libstdc++-v3/include/bits/stream_iterator.h | 4 +-
libstdc++-v3/include/bits/streambuf_iterator.h | 4 +-
libstdc++-v3/include/experimental/executor | 226 +-
libstdc++-v3/include/experimental/socket | 18 +-
libstdc++-v3/include/std/stop_token | 12 +
.../testsuite/experimental/net/executor/1.cc | 93 +
1228 files changed, 54758 insertions(+), 3816 deletions(-)
More information about the Libstdc++-cvs
mailing list