Register Pressure in Instruction Level Parallelism (fwd)

Robert Dewar dewar@gnat.com
Mon Jul 15 10:46:00 GMT 2002


It is entirely unrealistic to insist that register allocation and
scheduling be linear or n*logn if you want good results.



More information about the Gcc mailing list