Memory insn patterns for wide operations

Alan Shieh ashieh@OCF.Berkeley.EDU
Wed Aug 8 17:01:00 GMT 2001


In my target, I have only 6 8-bit general registers available, and so I
must specify memory-memory insn patterns for modes HI and larger for
reload to succeed. Is there a standard mechanism for factoring out this
code to improve maintainability?

-Alan Shieh



More information about the Gcc mailing list