> Does this asymmetry only apply to these update forms of addressing > modes? The SH only has POST_INC and PRE_DEC. I don't know what asymmetries appear in other processors, though.