>I never saw benchmark data (except mine) that said 4 byte is better then >zero byte alignment (and intel itself recommends 0 on pentiums). gas and the svr4 assembler have pseudoops that say align to X bytes if it takes no more than Y bytes to do so. We used this in the DG/UX configuration after doing quite a bit of benchmark analysis. --