[PATCH] aarch64: Don't include vec_select high-half in SIMD add cost

[Jonathan Wright]

Hi,

The Neon add-long/add-widen instructions can select the top or bottom
half of the operand registers. This selection does not change the
cost of the underlying instruction and this should be reflected by
the RTL cost function.

This patch adds RTL tree traversal in the Neon add cost function to
match vec_select high-half of its operands. This traversal prevents
the cost of the vec_select from being added into the cost of the
subtract - meaning that these instructions can now be emitted in the
combine pass as they are no longer deemed prohibitively expensive.

Regression tested and bootstrapped on aarch64-none-linux-gnu - no
issues.

Ok for master?

Thanks,
Jonathan

---

gcc/ChangeLog:

2021-07-28  Jonathan Wright  <jonathan.wright@arm.com>

	* config/aarch64/aarch64.c: Traverse RTL tree to prevent cost
	of vec_select high-half from being added into Neon add cost.

gcc/testsuite/ChangeLog:

	* gcc.target/aarch64/vaddX_high_cost.c: New test.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: rb14710.patch
Type: application/octet-stream
Size: 2675 bytes
Desc: rb14710.patch
URL: <https://gcc.gnu.org/pipermail/gcc-patches/attachments/20210729/f493d281/attachment-0001.obj>