[PATCH 4/4][PR target/88808]Enable bitwise operator for AVX512 masks.

Hongtao Liu crazylht@gmail.com
Fri Aug 14 08:27:15 GMT 2020


Enable operator or/xor/and/andn/not for mask register, kxnor is not
enabled since there's no corresponding instruction for general
registers.

gcc/
        PR target/88808
        * config/i386/i386.md: (*movsi_internal): Adjust constraints
        for mask registers.
        (*movhi_internal): Ditto.
        (*movqi_internal): Ditto.
        (*anddi_1): Support mask register operations
        (*and<mode>_1): Ditto.
        (*andqi_1): Ditto.
        (*andn<mode>_1): Ditto.
        (*<code><mode>_1): Ditto.
        (*<code>qi_1): Ditto.
        (*one_cmpl<mode>2_1): Ditto.
        (*one_cmplsi2_1_zext): Ditto.
        (*one_cmplqi2_1): Ditto.

gcc/testsuite/
        * gcc.target/i386/bitwise_mask_op-1.c: New test.
        * gcc.target/i386/bitwise_mask_op-2.c: New test.
        * gcc.target/i386/avx512bw-kunpckwd-1.c: Adjust testcase.
        * gcc.target/i386/avx512bw-kunpckwd-3.c: Ditto.
        * gcc.target/i386/avx512dq-kmovb-5.c: Ditto.
        * gcc.target/i386/avx512f-kmovw-5.c: Ditto.


-- 
BR,
Hongtao
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0004-Enable-bitwise-operation-for-type-mask.patch
Type: text/x-patch
Size: 22840 bytes
Desc: not available
URL: <https://gcc.gnu.org/pipermail/gcc-patches/attachments/20200814/f2f376d1/attachment-0001.bin>


More information about the Gcc-patches mailing list