aarch64 - PR target/86887 Fix missing register constraints in carryin patterns

Richard Earnshaw (lists) Richard.Earnshaw@arm.com
Thu Aug 9 13:40:00 GMT 2018


Some of the carryin insn patterns are missing a register constraint.
That means that the register allocator can pick practically anything
to hold that value, including memory locations, or registers of the
wrong class.

	PR target/86887
	* config/aarch64/aarch64.md (add<mode>3_carryinC_zero): Add missing
	register constraint to operand 0.
	(add<mode>3_carryinC): Likewise.
	(add<mode>3_carryinV_zero, add<mode>3_carryinV): Likewise.

R.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: carryop_regconstraint.patch
Type: text/x-diff
Size: 1555 bytes
Desc: not available
URL: <http://gcc.gnu.org/pipermail/gcc-patches/attachments/20180809/9069add1/attachment.bin>


More information about the Gcc-patches mailing list