[PATCH][AArch64] Model CSEL instruction in Cortex-A57 scheduling model

[Kyrill Tkachov]

Hi all,

This small patch adds handling of the CSEL-type instructions to the Cortex-A57 scheduling model.
It is treated the same as simple ALU instructions.

With this patch I didn't see any overall differences in SPEC2006.

Bootstrapped and tested on arm-none-linux-gnueabihf and aarch64-linux-gnu.

Ok for trunk?

The patch is very simple and the csel value isn't used in any arm instructions so I think
just an aarch64 approval for this should be enough.

Thanks,
Kyrill

2016-06-06  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>

     * config/arm/cortex-a57.md (cortex_a57_alu):
     Handle csel type.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: aarch64-csel-ca57.patch
Type: text/x-patch
Size: 618 bytes
Desc: not available
URL: <http://gcc.gnu.org/pipermail/gcc-patches/attachments/20160606/36fe3e9a/attachment.bin>