[PATCH][AArch64] Replace insn to zero up DF register
Wilco Dijkstra
Wilco.Dijkstra@arm.com
Mon Feb 29 18:07:00 GMT 2016
Evandro Menezes <e.menezes@samsung.com> wrote:
>
> Please, verify the new "simd" and "fp" attributes for SF and DF.
Both movsf and movdf should be:
(set_attr "simd" "*,yes,*,*,*,*,*,*,*,*")
(set_attr "fp" "*,*,*,yes,yes,yes,yes,*,*,*")
Did you check that with -mcpu=generic+nosimd you get fmov s0, wzr?
In my version I kept the Y on the fmov and placed the neon_mov first.
Wilco
More information about the Gcc-patches
mailing list