[PATCH][ARM/AArch64] Improve modeled latency between FP operations and FP->GP register moves

[Kyrill Tkachov]

Hi all,

This patch models the latency of moves between FP and GP registers on 
the A15 and A57 a bit more accurately by splitting the reservations for 
FP->GP and GP->FP moves and adding an appropriate bypass.

Bootstrapped and tested on arm-none-linux-gnueabihf and 
aarch64-none-linux-gnu.

Ok for trunk?

Thanks,
Kyrill

2014-11-11  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>

     * config/arm/cortex-a15-neon.md (cortex_a15_vfp_to_from_gp):
     Split into...
     (cortex_a15_gp_to_vfp): ...This.
     (cortex_a15_fp_to_gp): ...And this.
     Define and comment bypass from vfp operations to fp->gp moves.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: aarch64-fp-gp.patch
Type: text/x-patch
Size: 1276 bytes
Desc: not available
URL: <http://gcc.gnu.org/pipermail/gcc-patches/attachments/20141111/2955c89b/attachment.bin>