Changing the MIPS ISA for the Loongson 3A from MIPS64 to MIPS64r2

Andrew Bennett Andrew.Bennett@imgtec.com
Wed Mar 5 09:33:00 GMT 2014


> Richard Sandiford <rdsandiford@googlemail.com> writes:
>> Andrew Bennett <Andrew.Bennett@imgtec.com> writes:
>>> Hi,
>>>
>>> I have noticed that a patch was placed in bugzilla to do this change, but it 
>>> does not appear to have been pushed.  I was wondering if anyone could comment
>>> why this is the case?
>>>
>>> The bugzilla URL is the following:
>>>
>>> http://gcc.gnu.org/bugzilla/show_bug.cgi?id=57754
>>
>> Looks OK if it passes testing.  We'll need a name and email address for
>> the commit though.
>
> Following the discussion on binutils@ I committed the patch as follows.
> I slightly tweaked it so that the MIPS64r2 processors stayed in
> alphabetical order (which also means that mips-tables.opt doesn't
> need to be regenerated).
> 
> Sorry again for the delay.

Thats fine.  Many thanks for sorting this out so promptly.

Regards,


Andrew



More information about the Gcc-patches mailing list