[PATCH, AArch64] Support BICS instruction in the backend

Marcus Shawcroft marcus.shawcroft@gmail.com
Thu May 2 06:11:00 GMT 2013

Previous message (by thread): [PATCH, AArch64] Support BICS instruction in the backend
Next message (by thread): [PATCH, AArch64] Fix for LDR/STR to/from S and D registers
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]


On 1 May 2013, at 21:12, "Ian Bolton" <Ian.Bolton@arm.com> wrote:

>> Can we have the patch attached ?
> 
> OK
> <aarch64-bics-implementation-svn-patch-v4.txt>

OK
/Marcus

Previous message (by thread): [PATCH, AArch64] Support BICS instruction in the backend
Next message (by thread): [PATCH, AArch64] Fix for LDR/STR to/from S and D registers
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Gcc-patches mailing list