[Patch, AArch64-4.7] Implement support for LD1R.

Tejas Belagod tbelagod@arm.com
Wed Jan 9 16:37:00 GMT 2013


Hi,

Attached is a patch that implements support for AdvSIMD instruction LD1R.

Tested on aarch64-none-elf. OK to commit on aarch64-4.7-branch?

Thanks,
Tejas Belagod
ARM.

2013-01-09  Tejas Belagod  <tejas.belagod@arm.com>

gcc/
	* config/aarch64/aarch64-simd.md (*aarch64_simd_ld1r<mode>): New.
	* config/aarch64/iterators.md (VALLDI): New.

testsuite/
	* gcc.target/aarch64/aarch64/vect-ld1r-compile-fp.c: New.
	* gcc.target/aarch64/vect-ld1r-compile.c: New.
	* gcc.target/aarch64/vect-ld1r-fp.c: New.
	* gcc.target/aarch64/vect-ld1r.c: New.
	* gcc.target/aarch64/vect-ld1r.x: New.
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: ld1r-1.txt
URL: <http://gcc.gnu.org/pipermail/gcc-patches/attachments/20130109/18d22254/attachment.txt>


More information about the Gcc-patches mailing list