[AArch64] __atomic_thread_fence and release memory model
Thu Feb 14 15:41:00 GMT 2013
a call to the builtin __atomic_thread_fence with the memory model
__ATOMIC_RELEASE generates a data memory barrier with the option ish
whereas I think that the one which has the "release" semantic is ishst
(store before store). The attached patch implements my proposal.
2013-02-14 Yvan Roux <email@example.com>
* config/aarch64/atomics.md (dmb): Emit release mode barrier.
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 440 bytes
Desc: not available
More information about the Gcc-patches