[MIPS][LS2][4/5] Scheduling and tuning
Richard Sandiford
rdsandiford@googlemail.com
Thu Jun 12 18:43:00 GMT 2008
Hi Maxim,
Maxim Kuvyrkov <maxim@codesourcery.com> writes:
> +AVAIL_NON_MIPS16 (paired_single, TARGET_PAIRED_SINGLE_FLOAT)
> +AVAIL_NON_MIPS16 (sb1_paired_single, TARGET_SB1 && TARGET_PAIRED_SINGLE_FLOAT)
> +AVAIL_NON_MIPS16 (paired_single_no_ls2,
> + TARGET_PAIRED_SINGLE_FLOAT && !TARGET_LOONGSON_2EF)
I was hoping we'd match the insn conditions. So:
+ MOVTF_BUILTINS (c, COND, paired_single_no_ls2), \
...this would depend on:
AVAIL_NON_MIPS16 (movcc_ps, ISA_HAS_C_COND_PS && ISA_HAS_MOVCC_PS);
> + CMP_PS_BUILTINS (c, COND, paired_single), \
...this would depend on:
AVAIL_NON_MIPS16 (c_cond_ps, ISA_HAS_C_COND_PS);
> + DIRECT_BUILTIN (pll_ps, MIPS_V2SF_FTYPE_V2SF_V2SF, paired_single_no_ls2),
> + DIRECT_BUILTIN (pul_ps, MIPS_V2SF_FTYPE_V2SF_V2SF, paired_single_no_ls2),
> + DIRECT_BUILTIN (plu_ps, MIPS_V2SF_FTYPE_V2SF_V2SF, paired_single_no_ls2),
> + DIRECT_BUILTIN (puu_ps, MIPS_V2SF_FTYPE_V2SF_V2SF, paired_single_no_ls2),
...these would depend on:
AVAIL_NON_MIPS16 (pxx_ps, ISA_HAS_PXX_PS);
> + DIRECT_BUILTIN (cvt_ps_s, MIPS_V2SF_FTYPE_SF_SF, paired_single_no_ls2),
> + DIRECT_BUILTIN (cvt_s_pl, MIPS_SF_FTYPE_V2SF, paired_single_no_ls2),
> + DIRECT_BUILTIN (cvt_s_pu, MIPS_SF_FTYPE_V2SF, paired_single_no_ls2),
...these would depend on:
AVAIL_NON_MIPS16 (cvt_ps, ISA_HAS_CVT_PS);
> + DIRECT_BUILTIN (abs_ps, MIPS_V2SF_FTYPE_V2SF, paired_single),
...this would depend on:
AVAIL_NON_MIPS16 (abs_ps, ISA_HAS_ABS_PS);
> + DIRECT_BUILTIN (alnv_ps, MIPS_V2SF_FTYPE_V2SF_V2SF_INT, paired_single_no_ls2),
...this would depend on:
AVAIL_NON_MIPS16 (alnv_ps, ISA_HAS_ALVN_PS);
I think that's all of the paired_single{,_no_ls2} uses sorted out.
Richard
More information about the Gcc-patches
mailing list