[arm] Fix maverick load pool range

[Paul Brook]

The current instruction patterns don't allow loading constants into 
coprocessor regs. However these can be produced indirectly by reload.

The attached patch below sets the pool range and allows constants for maverick 
coprocessor load instructions. This fixes an ICE discovered while building 
libgcc.

Ok?

Paul

2004-06-30  Paul Brook  <paul@codesourcery.com>

	* config/arm/cirrus.md (cirrus_arm_movdi, cirrus_movsf_hard_insn,
	cirrus_movdf_hard_insn): Set pool ranges for coprocessor loads.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: patch.maverick_movdi
Type: text/x-diff
Size: 3407 bytes
Desc: not available
URL: <http://gcc.gnu.org/pipermail/gcc-patches/attachments/20040630/0fa26a7b/attachment.bin>