[gcc r11-10208] rs6000/testsuite: xfail bswap-brw.c
Segher Boessenkool
segher@gcc.gnu.org
Tue Aug 16 21:24:15 GMT 2022
https://gcc.gnu.org/g:72cf56c7cfefaf1b074bb70e42890cf1191c46a1
commit r11-10208-g72cf56c7cfefaf1b074bb70e42890cf1191c46a1
Author: Segher Boessenkool <segher@kernel.crashing.org>
Date: Thu Apr 21 18:35:32 2022 +0000
rs6000/testsuite: xfail bswap-brw.c
This testcase does not generate anywhere near optimal code for 32-bit
code. For p10 it actually now fails this testcase, after the previous
patch. Let's xfail it.
2022-04-21 Segher Boessenkool <segher@kernel.crashing.org>
gcc/testsuite/
PR target/103197
PR target/102146
* gcc.target/powerpc/bswap-brw.c: Add xfail on scan-assembler for -m32.
(cherry picked from commit 748d46cd049c89a799f99f14547267ebae915af6)
Diff:
---
gcc/testsuite/gcc.target/powerpc/bswap-brw.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/gcc/testsuite/gcc.target/powerpc/bswap-brw.c b/gcc/testsuite/gcc.target/powerpc/bswap-brw.c
index b3f923eea84..0ed2a7bd1d2 100644
--- a/gcc/testsuite/gcc.target/powerpc/bswap-brw.c
+++ b/gcc/testsuite/gcc.target/powerpc/bswap-brw.c
@@ -17,6 +17,6 @@ bswap_int_dbl (unsigned int a)
/* Force the value to be loaded into a vector register. */
__asm__ (" # %x0" : "+wa" (b));
- /* { dg-final { scan-assembler {\mxxbrw\M} } } */
+ /* { dg-final { scan-assembler {\mxxbrw\M} {xfail {has_arch_pwr10 && {! has_arch_ppc64}}} } } */
return (double) __builtin_bswap32 (b);
}
More information about the Gcc-cvs
mailing list