[gcc/devel/c++-modules] testsuite, arm: Change tests to assemble

[Nathan Sidwell]

https://gcc.gnu.org/g:962406639c0ca9f0d948c843ad2a1ca5b17806da

commit 962406639c0ca9f0d948c843ad2a1ca5b17806da
Author: Andre Vieira <andre.simoesdiasvieira@arm.com>
Date:   Mon Mar 23 12:07:28 2020 +0000

    testsuite, arm: Change tests to assemble
    
    This patch turns MVE tests into assembly tests.  It does so by removing all
    dg-do's from the tests, making the default dg-do assemble in mve.exp and adding
    --save-temps to the mve options in target-supports.exp
    
    gcc/testsuite/ChangeLog:
    
    2020-03-23  Andre Vieira  <andre.simoesdiasvieira@arm.com>
    
            * gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c: Remove dg-do.
            * gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_fpu1.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_fpu2.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_fpu3.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_libcall1.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_libcall2.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_float.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_float1.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_float2.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_int.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_int1.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_int2.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_uint.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_uint1.c: Likewise.
            * gcc.target/arm/mve/intrinsics/mve_vector_uint2.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabavq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabdq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vabsq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadciq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadciq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadciq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadciq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadcq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadcq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadcq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vadcq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddlvq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvaq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vaddvq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vandq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbicq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclsq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vclzq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmphiq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpleq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpltq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmpneq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcreateq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp16q.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp16q_m.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp32q.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp32q_m.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp64q.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp64q_m.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp8q.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vctp8q_m.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_x_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_x_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_x_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtaq_x_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtbq_x_f32_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_x_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_x_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_x_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtmq_x_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_x_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_x_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_x_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtnq_x_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_x_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_x_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_x_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtpq_x_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_f16_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_f16_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_f32_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_f32_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_n_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_s16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_s32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_u16_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvtq_x_u32_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vcvttq_x_f32_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/veorq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmsq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmsq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld1q_z_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld2q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vld4q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_z_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_z_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_z_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_z_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_z_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_z_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_z_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_z_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxaq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxavq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmaxvq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminaq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminaq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminaq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminaq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminavq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminavq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmaq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmaq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmavq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmavq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmvq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmvq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vminvq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmladavxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovnbq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmovntq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_int_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_int_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmulq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vnegq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vornq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vorrq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpnot.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vpselq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqabsq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqabsq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqabsq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqaddq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovntq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqnegq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqnegq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqnegq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshlq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshlq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vqsubq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vreinterpretq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev16q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev16q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndaq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndaq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndmq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndmq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndnq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndnq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndpq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndpq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndxq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndxq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbciq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbciq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbcq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsbcq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlcq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlcq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlcq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlcq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlcq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlcq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_r_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_r_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_r_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_r_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_r_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_r_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshlq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsliq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsriq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst1q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst2q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vst4q_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrbq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_p_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_p_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_p_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_p_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_s64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_u64.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrhq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_p_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_p_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_p_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vstrwq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_m_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_s16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_s32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_s8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_u16.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_u32.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vsubq_x_u8.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vuninitializedq_float.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vuninitializedq_int.c: Likewise.
            * gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c: Likewise.
            * gcc.target/arm/mve/mve.exp: Change default dg-do to assemble.
            * lib/target-supports.exp: Add --save-temps to mve options.

Diff:
---
 gcc/testsuite/ChangeLog                            | 2368 ++++++++++++++++++++
 .../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c    |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c    |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_fpu1.c       |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_fpu2.c       |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_fpu3.c       |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_libcall1.c   |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_libcall2.c   |    3 +-
 .../arm/mve/intrinsics/mve_move_gpr_to_gpr.c       |    3 +-
 .../arm/mve/intrinsics/mve_vector_float.c          |    3 +-
 .../arm/mve/intrinsics/mve_vector_float1.c         |    3 +-
 .../arm/mve/intrinsics/mve_vector_float2.c         |    3 +-
 .../gcc.target/arm/mve/intrinsics/mve_vector_int.c |    3 +-
 .../arm/mve/intrinsics/mve_vector_int1.c           |    3 +-
 .../arm/mve/intrinsics/mve_vector_int2.c           |    3 +-
 .../arm/mve/intrinsics/mve_vector_uint.c           |    3 +-
 .../arm/mve/intrinsics/mve_vector_uint1.c          |    3 +-
 .../arm/mve/intrinsics/mve_vector_uint2.c          |    3 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabavq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vadciq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vadciq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vadcq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vadcq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vandq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c  |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_f16.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_f32.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_s16.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_s32.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_s8.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_u16.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_u32.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_u8.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_f16.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_f32.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_s16.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_s32.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_s8.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_u16.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_u32.c       |    1 -
 .../arm/mve/intrinsics/vcaddq_rot270_x_u8.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_f16.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_f32.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_s16.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_s32.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_s8.c           |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_u16.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_u32.c          |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_u8.c           |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_f16.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_f32.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_s16.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_s32.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_s8.c         |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_u16.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_u32.c        |    1 -
 .../arm/mve/intrinsics/vcaddq_rot90_x_u8.c         |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c   |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot180_f16.c         |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot180_f32.c         |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c       |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c       |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot270_f16.c         |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot270_f32.c         |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c       |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c       |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot90_f16.c          |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot90_f32.c          |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c        |    1 -
 .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c        |    1 -
 .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c  |    1 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c           |    1 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c           |    1 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c |    1 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c  |    1 -
 .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c           |    1 -
 .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c           |    1 -
 .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c  |    1 -
 .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c           |    1 -
 .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c           |    1 -
 .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c     |    1 -
 .../arm/mve/intrinsics/vcmphiq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vcmphiq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c  |    1 -
 .../arm/mve/intrinsics/vcmpleq_m_n_f16.c           |    1 -
 .../arm/mve/intrinsics/vcmpleq_m_n_f32.c           |    1 -
 .../arm/mve/intrinsics/vcmpleq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vcmpleq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c  |    1 -
 .../arm/mve/intrinsics/vcmpltq_m_n_f16.c           |    1 -
 .../arm/mve/intrinsics/vcmpltq_m_n_f32.c           |    1 -
 .../arm/mve/intrinsics/vcmpltq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vcmpltq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c  |    1 -
 .../arm/mve/intrinsics/vcmpneq_m_n_f16.c           |    1 -
 .../arm/mve/intrinsics/vcmpneq_m_n_f32.c           |    1 -
 .../arm/mve/intrinsics/vcmpneq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vcmpneq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c |    1 -
 .../arm/mve/intrinsics/vcmpneq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vcmpneq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c   |    1 -
 .../arm/mve/intrinsics/vcmulq_rot180_f16.c         |    1 -
 .../arm/mve/intrinsics/vcmulq_rot180_f32.c         |    1 -
 .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot180_x_f16.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot180_x_f32.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot270_f16.c         |    1 -
 .../arm/mve/intrinsics/vcmulq_rot270_f32.c         |    1 -
 .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot270_x_f16.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot270_x_f32.c       |    1 -
 .../arm/mve/intrinsics/vcmulq_rot90_f16.c          |    1 -
 .../arm/mve/intrinsics/vcmulq_rot90_f32.c          |    1 -
 .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c        |    1 -
 .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c        |    1 -
 .../arm/mve/intrinsics/vcmulq_rot90_x_f16.c        |    1 -
 .../arm/mve/intrinsics/vcmulq_rot90_x_f32.c        |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp16q.c        |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp16q_m.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp32q.c        |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp32q_m.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp64q.c        |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp64q_m.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp8q.c         |    1 -
 .../gcc.target/arm/mve/intrinsics/vctp8q_m.c       |    1 -
 .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c |    1 -
 .../arm/mve/intrinsics/vcvtaq_x_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtaq_x_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtaq_x_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtaq_x_u32_f32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c |    1 -
 .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtbq_x_f32_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c |    1 -
 .../arm/mve/intrinsics/vcvtmq_x_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_x_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_x_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtmq_x_u32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c |    1 -
 .../arm/mve/intrinsics/vcvtnq_x_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_x_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_x_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtnq_x_u32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c |    1 -
 .../arm/mve/intrinsics/vcvtpq_x_s16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_x_s32_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_x_u16_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvtpq_x_u32_f32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c  |    1 -
 .../arm/mve/intrinsics/vcvtq_m_f16_s16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_f16_u16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_f32_s32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_f32_u32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_m_s16_f16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_s32_f32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_u16_f16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_m_u32_f32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_f16_s16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_f16_u16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_f32_s32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_f32_u32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_s16_f16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_s32_f32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_u16_f16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_n_u32_f32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c  |    1 -
 .../arm/mve/intrinsics/vcvtq_x_f16_s16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_f16_u16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_f32_s32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_f32_u32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c         |    1 -
 .../arm/mve/intrinsics/vcvtq_x_s16_f16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_s32_f32.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_u16_f16.c           |    1 -
 .../arm/mve/intrinsics/vcvtq_x_u32_f32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c |    1 -
 .../arm/mve/intrinsics/vcvttq_m_f16_f32.c          |    1 -
 .../arm/mve/intrinsics/vcvttq_m_f32_f16.c          |    1 -
 .../arm/mve/intrinsics/vcvttq_x_f32_f16.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c  |    1 -
 .../arm/mve/intrinsics/vddupq_m_wb_u16.c           |    1 -
 .../arm/mve/intrinsics/vddupq_m_wb_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c  |    1 -
 .../arm/mve/intrinsics/vddupq_x_wb_u16.c           |    1 -
 .../arm/mve/intrinsics/vddupq_x_wb_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c   |    1 -
 .../arm/mve/intrinsics/vdwdupq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vdwdupq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c |    1 -
 .../arm/mve/intrinsics/vdwdupq_m_wb_u16.c          |    1 -
 .../arm/mve/intrinsics/vdwdupq_m_wb_u32.c          |    1 -
 .../arm/mve/intrinsics/vdwdupq_m_wb_u8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c  |    1 -
 .../arm/mve/intrinsics/vdwdupq_x_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vdwdupq_x_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c |    1 -
 .../arm/mve/intrinsics/vdwdupq_x_wb_u16.c          |    1 -
 .../arm/mve/intrinsics/vdwdupq_x_wb_u32.c          |    1 -
 .../arm/mve/intrinsics/vdwdupq_x_wb_u8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/veorq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c    |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c      |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c      |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c       |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_s16.c        |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_s32.c        |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_s8.c         |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c      |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c      |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c       |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c       |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c       |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c        |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_s16.c         |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_s32.c         |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_s8.c          |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c       |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c       |    1 -
 .../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c        |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c  |    1 -
 .../arm/mve/intrinsics/vidupq_m_wb_u16.c           |    1 -
 .../arm/mve/intrinsics/vidupq_m_wb_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c  |    1 -
 .../arm/mve/intrinsics/vidupq_x_wb_u16.c           |    1 -
 .../arm/mve/intrinsics/vidupq_x_wb_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c |    1 -
 .../arm/mve/intrinsics/viwdupq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/viwdupq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c |    1 -
 .../arm/mve/intrinsics/viwdupq_m_wb_u16.c          |    1 -
 .../arm/mve/intrinsics/viwdupq_m_wb_u32.c          |    1 -
 .../arm/mve/intrinsics/viwdupq_m_wb_u8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c  |    1 -
 .../arm/mve/intrinsics/viwdupq_x_n_u16.c           |    1 -
 .../arm/mve/intrinsics/viwdupq_x_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c |    1 -
 .../arm/mve/intrinsics/viwdupq_x_wb_u16.c          |    1 -
 .../arm/mve/intrinsics/viwdupq_x_wb_u32.c          |    1 -
 .../arm/mve/intrinsics/viwdupq_x_wb_u8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld2q_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vld4q_u8.c       |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c  |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c  |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c   |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c  |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c  |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c   |    1 -
 .../mve/intrinsics/vldrbq_gather_offset_z_s16.c    |    1 -
 .../mve/intrinsics/vldrbq_gather_offset_z_s32.c    |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c |    1 -
 .../mve/intrinsics/vldrbq_gather_offset_z_u16.c    |    1 -
 .../mve/intrinsics/vldrbq_gather_offset_z_u32.c    |    1 -
 .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c    |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_base_s64.c    |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_base_u64.c    |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c |    1 -
 .../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c   |    1 -
 .../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c   |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c  |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c  |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c  |    1 -
 .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c  |    1 -
 .../mve/intrinsics/vldrdq_gather_offset_z_s64.c    |    1 -
 .../mve/intrinsics/vldrdq_gather_offset_z_u64.c    |    1 -
 .../intrinsics/vldrdq_gather_shifted_offset_s64.c  |    1 -
 .../intrinsics/vldrdq_gather_shifted_offset_u64.c  |    1 -
 .../vldrdq_gather_shifted_offset_z_s64.c           |    1 -
 .../vldrdq_gather_shifted_offset_z_u64.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c     |    1 -
 .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c  |    1 -
 .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c  |    1 -
 .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c  |    1 -
 .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c  |    1 -
 .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c  |    1 -
 .../mve/intrinsics/vldrhq_gather_offset_z_f16.c    |    1 -
 .../mve/intrinsics/vldrhq_gather_offset_z_s16.c    |    1 -
 .../mve/intrinsics/vldrhq_gather_offset_z_s32.c    |    1 -
 .../mve/intrinsics/vldrhq_gather_offset_z_u16.c    |    1 -
 .../mve/intrinsics/vldrhq_gather_offset_z_u32.c    |    1 -
 .../intrinsics/vldrhq_gather_shifted_offset_f16.c  |    1 -
 .../intrinsics/vldrhq_gather_shifted_offset_s16.c  |    1 -
 .../intrinsics/vldrhq_gather_shifted_offset_s32.c  |    1 -
 .../intrinsics/vldrhq_gather_shifted_offset_u16.c  |    1 -
 .../intrinsics/vldrhq_gather_shifted_offset_u32.c  |    1 -
 .../vldrhq_gather_shifted_offset_z_f16.c           |    1 -
 .../vldrhq_gather_shifted_offset_z_s16.c           |    1 -
 .../vldrhq_gather_shifted_offset_z_s32.c           |    1 -
 .../vldrhq_gather_shifted_offset_z_u16.c           |    1 -
 .../vldrhq_gather_shifted_offset_z_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c     |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_f32.c    |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_s32.c    |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_u32.c    |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c |    1 -
 .../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c   |    1 -
 .../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c   |    1 -
 .../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c   |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c  |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c  |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c  |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c  |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c  |    1 -
 .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c  |    1 -
 .../mve/intrinsics/vldrwq_gather_offset_z_f32.c    |    1 -
 .../mve/intrinsics/vldrwq_gather_offset_z_s32.c    |    1 -
 .../mve/intrinsics/vldrwq_gather_offset_z_u32.c    |    1 -
 .../intrinsics/vldrwq_gather_shifted_offset_f32.c  |    1 -
 .../intrinsics/vldrwq_gather_shifted_offset_s32.c  |    1 -
 .../intrinsics/vldrwq_gather_shifted_offset_u32.c  |    1 -
 .../vldrwq_gather_shifted_offset_z_f32.c           |    1 -
 .../vldrwq_gather_shifted_offset_z_s32.c           |    1 -
 .../vldrwq_gather_shifted_offset_z_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c  |    1 -
 .../arm/mve/intrinsics/vmaxnmavq_p_f16.c           |    1 -
 .../arm/mve/intrinsics/vmaxnmavq_p_f32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminaq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminaq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminaq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminavq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminavq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminavq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c  |    1 -
 .../arm/mve/intrinsics/vminnmavq_p_f16.c           |    1 -
 .../arm/mve/intrinsics/vminnmavq_p_f32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vminvq_u8.c      |    1 -
 .../arm/mve/intrinsics/vmladavaq_p_s16.c           |    1 -
 .../arm/mve/intrinsics/vmladavaq_p_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c |    1 -
 .../arm/mve/intrinsics/vmladavaq_p_u16.c           |    1 -
 .../arm/mve/intrinsics/vmladavaq_p_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c   |    1 -
 .../arm/mve/intrinsics/vmladavaxq_p_s16.c          |    1 -
 .../arm/mve/intrinsics/vmladavaxq_p_s32.c          |    1 -
 .../arm/mve/intrinsics/vmladavaxq_p_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c    |    1 -
 .../arm/mve/intrinsics/vmladavxq_p_s16.c           |    1 -
 .../arm/mve/intrinsics/vmladavxq_p_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c   |    1 -
 .../arm/mve/intrinsics/vmlaldavaq_p_s16.c          |    1 -
 .../arm/mve/intrinsics/vmlaldavaq_p_s32.c          |    1 -
 .../arm/mve/intrinsics/vmlaldavaq_p_u16.c          |    1 -
 .../arm/mve/intrinsics/vmlaldavaq_p_u32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c |    1 -
 .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c         |    1 -
 .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c         |    1 -
 .../arm/mve/intrinsics/vmlaldavaxq_p_u16.c         |    1 -
 .../arm/mve/intrinsics/vmlaldavaxq_p_u32.c         |    1 -
 .../arm/mve/intrinsics/vmlaldavaxq_s16.c           |    1 -
 .../arm/mve/intrinsics/vmlaldavaxq_s32.c           |    1 -
 .../arm/mve/intrinsics/vmlaldavq_p_s16.c           |    1 -
 .../arm/mve/intrinsics/vmlaldavq_p_s32.c           |    1 -
 .../arm/mve/intrinsics/vmlaldavq_p_u16.c           |    1 -
 .../arm/mve/intrinsics/vmlaldavq_p_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c  |    1 -
 .../arm/mve/intrinsics/vmlaldavxq_p_s16.c          |    1 -
 .../arm/mve/intrinsics/vmlaldavxq_p_s32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c    |    1 -
 .../arm/mve/intrinsics/vmlsdavaq_p_s16.c           |    1 -
 .../arm/mve/intrinsics/vmlsdavaq_p_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c   |    1 -
 .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c          |    1 -
 .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c          |    1 -
 .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c    |    1 -
 .../arm/mve/intrinsics/vmlsdavxq_p_s16.c           |    1 -
 .../arm/mve/intrinsics/vmlsdavxq_p_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c   |    1 -
 .../arm/mve/intrinsics/vmlsldavaq_p_s16.c          |    1 -
 .../arm/mve/intrinsics/vmlsldavaq_p_s32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c |    1 -
 .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c         |    1 -
 .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c         |    1 -
 .../arm/mve/intrinsics/vmlsldavaxq_s16.c           |    1 -
 .../arm/mve/intrinsics/vmlsldavaxq_s32.c           |    1 -
 .../arm/mve/intrinsics/vmlsldavq_p_s16.c           |    1 -
 .../arm/mve/intrinsics/vmlsldavq_p_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c  |    1 -
 .../arm/mve/intrinsics/vmlsldavxq_p_s16.c          |    1 -
 .../arm/mve/intrinsics/vmlsldavxq_p_s32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c    |    1 -
 .../arm/mve/intrinsics/vmullbq_int_m_s16.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_m_s32.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_m_s8.c          |    1 -
 .../arm/mve/intrinsics/vmullbq_int_m_u16.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_m_u32.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_m_u8.c          |    1 -
 .../arm/mve/intrinsics/vmullbq_int_s16.c           |    1 -
 .../arm/mve/intrinsics/vmullbq_int_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c |    1 -
 .../arm/mve/intrinsics/vmullbq_int_u16.c           |    1 -
 .../arm/mve/intrinsics/vmullbq_int_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c |    1 -
 .../arm/mve/intrinsics/vmullbq_int_x_s16.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_x_s32.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_x_s8.c          |    1 -
 .../arm/mve/intrinsics/vmullbq_int_x_u16.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_x_u32.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_int_x_u8.c          |    1 -
 .../arm/mve/intrinsics/vmullbq_poly_m_p16.c        |    1 -
 .../arm/mve/intrinsics/vmullbq_poly_m_p8.c         |    1 -
 .../arm/mve/intrinsics/vmullbq_poly_p16.c          |    1 -
 .../arm/mve/intrinsics/vmullbq_poly_p8.c           |    1 -
 .../arm/mve/intrinsics/vmullbq_poly_x_p16.c        |    1 -
 .../arm/mve/intrinsics/vmullbq_poly_x_p8.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_m_s16.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_m_s32.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_m_s8.c          |    1 -
 .../arm/mve/intrinsics/vmulltq_int_m_u16.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_m_u32.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_m_u8.c          |    1 -
 .../arm/mve/intrinsics/vmulltq_int_s16.c           |    1 -
 .../arm/mve/intrinsics/vmulltq_int_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c |    1 -
 .../arm/mve/intrinsics/vmulltq_int_u16.c           |    1 -
 .../arm/mve/intrinsics/vmulltq_int_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c |    1 -
 .../arm/mve/intrinsics/vmulltq_int_x_s16.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_x_s32.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_x_s8.c          |    1 -
 .../arm/mve/intrinsics/vmulltq_int_x_u16.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_x_u32.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_int_x_u8.c          |    1 -
 .../arm/mve/intrinsics/vmulltq_poly_m_p16.c        |    1 -
 .../arm/mve/intrinsics/vmulltq_poly_m_p8.c         |    1 -
 .../arm/mve/intrinsics/vmulltq_poly_p16.c          |    1 -
 .../arm/mve/intrinsics/vmulltq_poly_p8.c           |    1 -
 .../arm/mve/intrinsics/vmulltq_poly_x_p16.c        |    1 -
 .../arm/mve/intrinsics/vmulltq_poly_x_p8.c         |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vornq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpnot.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_s64.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_u64.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vpselq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c      |    1 -
 .../arm/mve/intrinsics/vqdmladhq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqdmladhq_m_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c   |    1 -
 .../arm/mve/intrinsics/vqdmladhxq_m_s16.c          |    1 -
 .../arm/mve/intrinsics/vqdmladhxq_m_s32.c          |    1 -
 .../arm/mve/intrinsics/vqdmladhxq_m_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c  |    1 -
 .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c  |    1 -
 .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c   |    1 -
 .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c          |    1 -
 .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c          |    1 -
 .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c  |    1 -
 .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c    |    1 -
 .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqdmullbq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqdmullbq_m_s32.c           |    1 -
 .../arm/mve/intrinsics/vqdmullbq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqdmullbq_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c  |    1 -
 .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqdmulltq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqdmulltq_m_s32.c           |    1 -
 .../arm/mve/intrinsics/vqdmulltq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqdmulltq_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c   |    1 -
 .../arm/mve/intrinsics/vqmovunbq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqmovunbq_m_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c  |    1 -
 .../arm/mve/intrinsics/vqmovuntq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqmovuntq_m_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c      |    1 -
 .../arm/mve/intrinsics/vqrdmladhq_m_s16.c          |    1 -
 .../arm/mve/intrinsics/vqrdmladhq_m_s32.c          |    1 -
 .../arm/mve/intrinsics/vqrdmladhq_m_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c  |    1 -
 .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c         |    1 -
 .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c         |    1 -
 .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c          |    1 -
 .../arm/mve/intrinsics/vqrdmladhxq_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrdmladhxq_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vqrdmlahq_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c        |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c        |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c         |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_n_s8.c           |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_n_u16.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_n_u32.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlashq_n_u8.c           |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c  |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c         |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c         |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c          |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c          |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_m_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_m_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrdmulhq_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c   |    1 -
 .../arm/mve/intrinsics/vqrshlq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrshlq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c |    1 -
 .../arm/mve/intrinsics/vqrshlq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vqrshlq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c     |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c         |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c         |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_n_s32.c           |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vqrshrnbq_n_u32.c           |    1 -
 .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c         |    1 -
 .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c         |    1 -
 .../arm/mve/intrinsics/vqrshrntq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqrshrntq_n_s32.c           |    1 -
 .../arm/mve/intrinsics/vqrshrntq_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vqrshrntq_n_u32.c           |    1 -
 .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c        |    1 -
 .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c        |    1 -
 .../arm/mve/intrinsics/vqrshrunbq_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqrshrunbq_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c        |    1 -
 .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c        |    1 -
 .../arm/mve/intrinsics/vqrshruntq_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqrshruntq_n_s32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c      |    1 -
 .../arm/mve/intrinsics/vqshluq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqshluq_m_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c   |    1 -
 .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c          |    1 -
 .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c |    1 -
 .../arm/mve/intrinsics/vqshrntq_m_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vqshrntq_m_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vqshrntq_m_n_u16.c          |    1 -
 .../arm/mve/intrinsics/vqshrntq_m_n_u32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c |    1 -
 .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqshrunbq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqshrunbq_n_s32.c           |    1 -
 .../arm/mve/intrinsics/vqshruntq_m_n_s16.c         |    1 -
 .../arm/mve/intrinsics/vqshruntq_m_n_s32.c         |    1 -
 .../arm/mve/intrinsics/vqshruntq_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vqshruntq_n_s32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c      |    1 -
 .../arm/mve/intrinsics/vreinterpretq_f16.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_f32.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_s16.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_s32.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_s64.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_s8.c          |    1 -
 .../arm/mve/intrinsics/vreinterpretq_u16.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_u32.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_u64.c         |    1 -
 .../arm/mve/intrinsics/vreinterpretq_u8.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c   |    1 -
 .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c        |    1 -
 .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c        |    1 -
 .../arm/mve/intrinsics/vrmlaldavhaq_s32.c          |    1 -
 .../arm/mve/intrinsics/vrmlaldavhaq_u32.c          |    1 -
 .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c       |    1 -
 .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c         |    1 -
 .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c         |    1 -
 .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c         |    1 -
 .../arm/mve/intrinsics/vrmlaldavhq_s32.c           |    1 -
 .../arm/mve/intrinsics/vrmlaldavhq_u32.c           |    1 -
 .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c        |    1 -
 .../arm/mve/intrinsics/vrmlaldavhxq_s32.c          |    1 -
 .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c        |    1 -
 .../arm/mve/intrinsics/vrmlsldavhaq_s32.c          |    1 -
 .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c       |    1 -
 .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c         |    1 -
 .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c         |    1 -
 .../arm/mve/intrinsics/vrmlsldavhq_s32.c           |    1 -
 .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c        |    1 -
 .../arm/mve/intrinsics/vrmlsldavhxq_s32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c    |    1 -
 .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c          |    1 -
 .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c |    1 -
 .../arm/mve/intrinsics/vrshrntq_m_n_s16.c          |    1 -
 .../arm/mve/intrinsics/vrshrntq_m_n_s32.c          |    1 -
 .../arm/mve/intrinsics/vrshrntq_m_n_u16.c          |    1 -
 .../arm/mve/intrinsics/vrshrntq_m_n_u32.c          |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbciq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbciq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbcq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsbcq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c      |    1 -
 .../arm/mve/intrinsics/vshllbq_m_n_s16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c |    1 -
 .../arm/mve/intrinsics/vshllbq_m_n_u16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c   |    1 -
 .../arm/mve/intrinsics/vshllbq_x_n_s16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c |    1 -
 .../arm/mve/intrinsics/vshllbq_x_n_u16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c |    1 -
 .../arm/mve/intrinsics/vshlltq_m_n_s16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c |    1 -
 .../arm/mve/intrinsics/vshlltq_m_n_u16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c   |    1 -
 .../arm/mve/intrinsics/vshlltq_x_n_s16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c |    1 -
 .../arm/mve/intrinsics/vshlltq_x_n_u16.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c     |    1 -
 .../arm/mve/intrinsics/vshrnbq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vshrnbq_m_n_s32.c           |    1 -
 .../arm/mve/intrinsics/vshrnbq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vshrnbq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c  |    1 -
 .../arm/mve/intrinsics/vshrntq_m_n_s16.c           |    1 -
 .../arm/mve/intrinsics/vshrntq_m_n_s32.c           |    1 -
 .../arm/mve/intrinsics/vshrntq_m_n_u16.c           |    1 -
 .../arm/mve/intrinsics/vshrntq_m_n_u32.c           |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst1q_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst2q_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vst4q_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c      |    1 -
 .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c   |    1 -
 .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c   |    1 -
 .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c    |    1 -
 .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c   |    1 -
 .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c   |    1 -
 .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c    |    1 -
 .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c |    1 -
 .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c |    1 -
 .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c  |    1 -
 .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c |    1 -
 .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c |    1 -
 .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c      |    1 -
 .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c |    1 -
 .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c |    1 -
 .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c   |    1 -
 .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c   |    1 -
 .../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c  |    1 -
 .../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c  |    1 -
 .../mve/intrinsics/vstrdq_scatter_base_wb_s64.c    |    1 -
 .../mve/intrinsics/vstrdq_scatter_base_wb_u64.c    |    1 -
 .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c   |    1 -
 .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c   |    1 -
 .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c |    1 -
 .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c |    1 -
 .../vstrdq_scatter_shifted_offset_p_s64.c          |    1 -
 .../vstrdq_scatter_shifted_offset_p_u64.c          |    1 -
 .../intrinsics/vstrdq_scatter_shifted_offset_s64.c |    1 -
 .../intrinsics/vstrdq_scatter_shifted_offset_u64.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c     |    1 -
 .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c |    1 -
 .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c   |    1 -
 .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c   |    1 -
 .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c   |    1 -
 .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c   |    1 -
 .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c   |    1 -
 .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c |    1 -
 .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c |    1 -
 .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c |    1 -
 .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c |    1 -
 .../intrinsics/vstrhq_scatter_shifted_offset_f16.c |    1 -
 .../vstrhq_scatter_shifted_offset_p_f16.c          |    1 -
 .../vstrhq_scatter_shifted_offset_p_s16.c          |    1 -
 .../vstrhq_scatter_shifted_offset_p_s32.c          |    1 -
 .../vstrhq_scatter_shifted_offset_p_u16.c          |    1 -
 .../vstrhq_scatter_shifted_offset_p_u32.c          |    1 -
 .../intrinsics/vstrhq_scatter_shifted_offset_s16.c |    1 -
 .../intrinsics/vstrhq_scatter_shifted_offset_s32.c |    1 -
 .../intrinsics/vstrhq_scatter_shifted_offset_u16.c |    1 -
 .../intrinsics/vstrhq_scatter_shifted_offset_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c     |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c   |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c   |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c   |    1 -
 .../mve/intrinsics/vstrwq_scatter_base_wb_f32.c    |    1 -
 .../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c  |    1 -
 .../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c  |    1 -
 .../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c  |    1 -
 .../mve/intrinsics/vstrwq_scatter_base_wb_s32.c    |    1 -
 .../mve/intrinsics/vstrwq_scatter_base_wb_u32.c    |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c |    1 -
 .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c   |    1 -
 .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c   |    1 -
 .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c   |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c |    1 -
 .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c |    1 -
 .../intrinsics/vstrwq_scatter_shifted_offset_f32.c |    1 -
 .../vstrwq_scatter_shifted_offset_p_f32.c          |    1 -
 .../vstrwq_scatter_shifted_offset_p_s32.c          |    1 -
 .../vstrwq_scatter_shifted_offset_p_u32.c          |    1 -
 .../intrinsics/vstrwq_scatter_shifted_offset_s32.c |    1 -
 .../intrinsics/vstrwq_scatter_shifted_offset_u32.c |    1 -
 .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_f16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_f32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_s16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_s32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_s8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_u16.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_u32.c      |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_u8.c       |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c  |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c   |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c     |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c    |    1 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c     |    1 -
 .../arm/mve/intrinsics/vuninitializedq_float.c     |    1 -
 .../arm/mve/intrinsics/vuninitializedq_float1.c    |    1 -
 .../arm/mve/intrinsics/vuninitializedq_int.c       |    1 -
 .../arm/mve/intrinsics/vuninitializedq_int1.c      |    1 -
 gcc/testsuite/gcc.target/arm/mve/mve.exp           |    2 +
 gcc/testsuite/lib/target-supports.exp              |    4 +-
 2366 files changed, 2389 insertions(+), 2382 deletions(-)

diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 3d54e64d05b..b6fbdc1df55 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,2371 @@
+2020-03-23  Andre Vieira  <andre.simoesdiasvieira@arm.com>
+
+	* gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c: Remove dg-do.
+	* gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_fpu1.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_fpu2.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_fpu3.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_libcall1.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_libcall2.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_float.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_float1.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_float2.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_int.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_int1.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_int2.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_uint.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_uint1.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/mve_vector_uint2.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabavq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabdq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vabsq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadciq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadciq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadciq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadciq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadcq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadcq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadcq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vadcq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddlvq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvaq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vaddvq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vandq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbicq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclsq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vclzq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmphiq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpleq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpltq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmpneq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcreateq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp16q.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp16q_m.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp32q.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp32q_m.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp64q.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp64q_m.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp8q.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vctp8q_m.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_x_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_x_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_x_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtaq_x_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtbq_x_f32_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_x_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_x_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_x_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtmq_x_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_x_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_x_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_x_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtnq_x_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_x_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_x_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_x_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtpq_x_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_f16_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_f16_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_f32_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_f32_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_n_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_s16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_s32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_u16_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvtq_x_u32_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vcvttq_x_f32_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/veorq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmsq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmsq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld1q_z_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld2q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vld4q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_z_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_z_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_z_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_z_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_z_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrdq_gather_shifted_offset_z_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_gather_shifted_offset_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_z_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_z_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_gather_shifted_offset_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxaq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxavq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmaxvq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminaq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminaq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminaq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminaq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminavq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminavq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmaq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmaq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmavq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmavq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmvq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmvq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vminvq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmladavxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovnbq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmovntq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_int_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_int_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmulq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vnegq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vornq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vorrq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpnot.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vpselq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqabsq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqabsq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqabsq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqaddq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovntq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqnegq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqnegq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqnegq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshlq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshlq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vqsubq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vreinterpretq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev16q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev16q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndaq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndaq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndmq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndmq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndnq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndnq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndpq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndpq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndxq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndxq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbciq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbciq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbcq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsbcq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlcq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlcq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlcq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlcq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlcq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlcq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_r_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_r_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_r_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_r_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_r_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_r_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshlq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsliq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsriq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst1q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst2q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vst4q_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_p_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrbq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_wb_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_p_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_p_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_offset_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_p_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_p_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_s64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrdq_scatter_shifted_offset_u64.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_scatter_shifted_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrhq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_wb_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_p_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_p_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_p_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_scatter_shifted_offset_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vstrwq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_m_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_s16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_s32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_s8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_u16.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_u32.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vsubq_x_u8.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vuninitializedq_float.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vuninitializedq_int.c: Likewise.
+	* gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c: Likewise.
+	* gcc.target/arm/mve/mve.exp: Change default dg-do to assemble.
+	* lib/target-supports.exp: Add --save-temps to mve options.
+
 2020-03-23  Mark Eggleston  <mark.eggleston@codethink.com>
 
 	PR fortran/93365
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c
index d552fbdffee..1462dd4be07 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb -mfpu=auto --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c
index e40b82ec161..d528133e36f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c
@@ -1,6 +1,5 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=softfp -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=softfp -mthumb -mfpu=auto --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c
index e04cb610438..59ca724885f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb -mfpu=auto --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c
index f52c3627551..ce297ead3ca 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=softfp -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=softfp -mthumb -mfpu=auto --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c
index 1f249ca885f..be2174373d5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=hard" } { "" } } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=soft -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=soft -mthumb -mfpu=auto --save-temps" } */
 
 int
 foo1 (int value)
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c
index 03347d494b9..4fd422c6afe 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb -mfpu=auto --save-temps" } */
 
 float
 foo (float a, float b, float c)
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c
index f6291b7ccf7..3fd1329d384 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb -mfpu=auto" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb -mfpu=auto --save-temps" } */
 
 double
 foo (double a, double b, double c)
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c
index 791b8529a05..374bc4d2cd8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
-/* { dg-additional-options "-O2 -mfloat-abi=softfp" } */
+/* { dg-additional-options "-O2 -mfloat-abi=softfp --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c
index eac2c845972..a6f95a63859 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c
index d5319014d31..7745eecacca 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c
index bf39fc68376..02653f08359 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve.fp -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c
index 3a63b590fcb..5c009ba7462 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c
index e15b10bcbdc..50f0bd1efa5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c
index a7f66ce9bea..11540966944 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c
index 6e2e7681467..f3b46016b3f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c
index d6dba65167a..9ce8860f396 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c
index 70091970de8..d04ccb1c97c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c
@@ -1,7 +1,6 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */
-/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb" } */
+/* { dg-additional-options "-march=armv8.1-m.main+mve -mfloat-abi=hard -mthumb --save-temps" } */
 
 #include "arm_mve.h"
 
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c
index c9d9f836dbf..78ac801fa3c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c
index a5b1da8d61c..af4e30b6127 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c
index 15b95521976..a76b6bd4bda 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c
index 1c27b6b46f7..9627a00b812 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c
index c50fe7c4e80..298c2c38101 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c
index 0566222e96b..775072225f8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c
index 0898103ff7d..c2383f1865b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c
index 5d920168c53..7170d013c3b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c
index 0cfcbc5462d..d75ecdbdbdf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c
index 08b75d97bc3..40ab94d9083 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c
index d6099b9767e..4b9f5c32f3d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c
index 948ffbc49e8..3638e9d7106 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c
index b653833d14e..b55e826e4b6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c
index c62cbc5c851..f1a95b14e03 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c
index dac3dd7f200..f92e671edec 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c
index d1b59ea0abe..5e30997c997 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c
index a51b4cce6c1..35809895dea 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c
index cddc068884f..77d97e1db63 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c
index d6cbba93ce9..a0004d9f290 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c
index b35d8d66ae8..c4dc9a469da 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c
index 3055fc296ba..18a64d3a19d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c
index 03be33ffbdd..494f39cb857 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c
index 17b45e79e72..73773ac9ebc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c
index 9776c7c9a1b..3c552a2969e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c
index 9528a80165d..f7de6f707ac 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c
index 0005623f118..90d1c873cca 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c
index a89bea1daeb..405dca51466 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c
index d724fee7707..2b693c16520 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
index 2663db23994..9d771a3325f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
index 0a5eb5c8d72..498851348d5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
index 3dd5e5d2717..1fa77cc5cae 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
index 9b1f30f1ae5..24a62702482 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
index 0e386b5b46f..f96c2dfd147 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
index ff7599a118a..820b8416330 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
index d93c0804652..2d81930348a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
index 73f89e4bd6f..7f956850b52 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c
index f49807cb863..08e141baedc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c
index ab44b314c38..3614a44fbdc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c
index 6529ec60f47..30c14a151af 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c
index 12f64f53a0e..652056aa98c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c
index 4c07ad253f0..2dcf488bd0d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c
index 0566786a857..183909fef93 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c
index f16bf7e8e47..cd17974838e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c
index e19f2a3c6e5..243afebc38c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c
index b639df40765..d9843503a48 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c
index 32a7a8688dd..93bf1520dd3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
index 4fb74a827ba..d1fc7002ccb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
index 2bad3c1515c..0beccac030d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
index 84c0a8a3898..fd67fd5ccac 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
index cf427a4e48b..22d561d1e46 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
index a3fa9743495..6908a6ca20c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
index 3b4019b6aba..1bfc101d5e8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
index a69039d2392..f72fe34c33b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
index 3b7623ce837..ff13841c581 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
index 07eb9d8017a..e3560362225 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
index 8c6f2319ead..668c4fdc82c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
index 0747fee0e29..368c7c5c5f2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
index 07830070ea0..9c8777c45ee 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
index 479db3a6e93..78f48da5107 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c
index 8ff3020ddb2..0991ac1b355 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c
index bd9ac8e4936..5af786e8e76 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c
index af890f85bdd..78f155f1586 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c
index 6dd14bb1ba8..a7dfa2541ab 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c
index ccdebba7f79..8aa18323b53 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c
index 9bdff242976..a9cee74e2ee 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c
index 491034b600f..4bd70aacc05 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c
index 40d064e6728..2148bd9a32e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
index 53b84d59f85..3d1100a9e81 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
index 9bb7d1c0eca..e15e0d13e4f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c
index b52b719dd24..51d7020bd1f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c
index c3e7c2d10e7..7821bc241ff 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c
index 94d6b6f4b57..796bed47613 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c
index ab100cb3785..afa3c4c722e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c
index c18e1d0301d..0ef433724ba 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c
index 37b4443980c..46ac88e940d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c
index 89cacc2010d..1867d5603d1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c
index 9039f51ecaa..1da993b5e31 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c
index fdf11aa4a36..d7404c9f4ce 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c
index 35b71db32d2..013e83938b2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c
index 337b7664873..244c88fcf89 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c
index 5832354caa3..7a59d75af11 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c
index 9c40875400f..5b8c74ab017 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c
index 9bab84ec5e3..f28e3d789ab 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c
index b758ca6ee11..aeb836ce87d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c
index f5918d6b2dc..c698df3a146 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c
index f0783c5484e..024fab5c0b2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c
index 80ea7a4269b..06b1528460e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c
index 55091b4fe80..63765f41deb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c
index 0b83adfff05..e462fbfab8e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c
index 250807e6a97..ad7181fd8f5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c
index c0af7e32954..dac7a9fb9ba 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c
index 9ad1da02a40..2f1feb89d32 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c
index 3a36041fb42..325bdade765 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
index 885473c9dfe..31f6cb42e9f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
index 90ea5019817..96aead168cc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
index dbde92affe5..6676a2e269b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
index bc966732cdd..1b19876e09a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
index ed262c29406..8f5acc69e79 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
index b12e657b7af..e5be2fa1b59 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
index ec3a85d9916..bd2a198eb72 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
index b9b216cb9ae..5369f4d4876 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
index 2e65cbf95ed..d2eed8cf66f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
index 11243a62bd6..40d56da12b1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
index 0ef9afd490c..e974cdf914b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
index 20b88a40d51..a6ac9ccd3af 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
index 2bc90725c95..f5539ef9c67 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
index 9e3ffb4c79e..f167df122a0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
index ab5140e44ab..653c3eed7a0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
index 0bdc00d0b4c..0ad65c8dde5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
index c33c5cf0df1..75b1491e17d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
index 458119051d3..1aadebda459 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
index 1aa65c9311c..d6b07cee79a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
index eef9acc88a7..5c9abc2492a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
index e8e430bc6ff..d55ec735460 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
index 1b77145203c..bcc058b3769 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c
index 6799c80ecc3..c4bfe34aa91 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c
index fde294286a2..cdc32807a24 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c
index 53a6fe0c967..d330411115a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c
index 9dc39da1cc6..74d9246cd63 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c
index 445accb5799..e4ec42b2544 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c
index 774ee9f5b90..f9bed8379a4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c
index b4b00118c68..5f6a8cf9d89 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c
index eba7167adcd..29e27f59328 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c
index 2471c99cc8f..cac43464679 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c
index 0d97fd0f2a4..c943fa5789f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c
index 4e630c348ff..0950ff50d0f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c
index e7c513730cf..2a58225fbe3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c
index b84d0d27570..a786b8974b7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c
index 0983f4e1c87..c688782180f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c
index aef7f67d513..8438448f86c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c
index d4c214e3370..ec7a5fa5a7f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c
index 604ca6acfaa..b70968880ce 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c
index 9caeea95314..69381b78cc4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c
index 3696e970514..b4fc11f4aa4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c
index b41ec7e9c66..438b46ec246 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c
index 4eeea5318e2..b60b1f2da98 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c
index 157e640d25f..de782127faf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c
index befca64f813..c4672e42288 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c
index e6837f9f293..e4e149cfb61 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c
index 39feba43fe4..2303b598a28 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c
index 41e91683a0b..905f2b410c0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c
index c641fce286d..d061dbc390b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c
index a3344d2ee49..77b2813dfad 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c
index aa96d4df216..2840a33b433 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c
index e266b748058..2e8ec7e14de 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c
index 680d98cf4d2..36226f6d9ac 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c
index ab5bb9462f8..49f0502f607 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c
index 408a309c16d..194c7800a05 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c
index 0b6338161c1..9b27c44ee82 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c
index ae989dc02dc..86aa64fec96 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c
index 4106cfbf96a..907fe89ced8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c
index ed781869709..783ad042c87 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c
index 842b82925fb..ae483869f11 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c
index 3998cf09996..532926d894a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c
index 45846bc8fea..4018308f66d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
index 357e4b3c871..6aa98910c7b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
index 0e6cdf675a6..fd74ee6eee7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
index c18a19e8cf0..d8821d59be7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
index 3509dc78c3b..980b01436b6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
index a4f0eece22b..93dead71416 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
index e85c5bd4ce8..aa99c69bd84 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
index 89430be4fca..1178837d78a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
index ab074c2b195..d46e2b235b9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c
index 7f62d4a744e..eed2bc7951e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c
index 022278e5940..5e543dc87a1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c
index f3237a86d84..39a12a9fba3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c
index 975d9db43f4..091027c4b19 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c
index f70e5a34cbc..3d0d09859c1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c
index f41169d4414..47a9459580b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c
index add8a15c066..7c0c691fd46 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c
index fa53e332bb8..e97b17aa27d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c
index 3e1e8a20e56..31a9e986b8d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c
index 20b2366d44b..9e7a2940b42 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c
index a54609daca6..b5e3253384c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c
index 18f29b0043e..54370ab9548 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c
index 840f613bd21..cfcae7c74a9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c
index 7ee61037426..cd9856f629e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c
index 00d7ad9e08d..96b9699d6b1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c
index 747675d45c8..b262c835134 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c
index ac542fa5f34..3691bc64e50 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c
index 3326e7af64c..fc976b9aa2e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c
index 51daf20b14e..fe4f15e4bc2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c
index 2846494c0b5..969ccaed426 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c
index ac4753cac42..c1092dd194d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c
index 3bf72ae1bd5..f2856da1ccf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c
index 7a816371bcc..17c3990dde6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c
index d834672dfd7..e5da270ccda 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
index 12036af29df..975d60c713e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
index 784653fa20d..e779224b5d5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
index b0b34aea5d5..be554c4b2fb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
index c023cfaca80..e49aabf11d6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
index 3355dc625c7..c36cd1e6dc5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
index abdcf002141..3b611591deb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
index 2aa34c50809..fce2fab3dd6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
index 26c9e2ced9a..672b3fb1e39 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c
index afb5ef8ff83..8f8d1bffd73 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c
index 3b612cbf1fc..336c8194cd7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c
index fe011ec0ede..f597d8ccb9d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c
index 22b2673889f..76f0463af1e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c
index fab7ec0acdb..30c6519236c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c
index 6b0a5c3b28f..7052b8b5ff5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c
index 68e40150b59..e19e02fbbd8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c
index d9956dcb1f1..ce658432fd9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c
index 2be3c8675cb..9b8dea6e7e8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c
index 3c002808b85..cd335197c3b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c
index f8f8263bc08..efb17dd5250 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c
index 3ad693324be..fda78e6aa4b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c
index dd40854ed0f..cd75a2b88fa 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c
index 227847afc98..ef7708e33f8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c
index 5ee194c6705..b33c533aeda 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c
index 3b828a92e84..91156bd4325 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
index 282837a1495..0710b59b1ab 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
index 74ef4e61cea..67ab8cf80c9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
index 7f9dc4e773b..ac0c13c0b4d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
index 4a4ffded8e5..98c87f17588 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
index db1f6ab8994..8159f5da999 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
index 1bce070883c..dbad2940616 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
index 6e059c75d7c..04c812a2747 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
index aed3136d051..b3836936750 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c
index b53fda73909..b50a5d54bb2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c
index 6410ee6944f..0a12ff6fdcf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c
index 52af15c342d..e78bbd5446c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c
index b5fb2e17f2f..8b53c665463 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c
index f9068581ad2..61948bb3552 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c
index 87d347c4ae9..0bbe24b3b4a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c
index 708d174d774..e9cab3df37f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c
index 070a4fcc66d..25c71257920 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c
index 9f75313eefc..ee437eeb41f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c
index 4cb5a30c719..419ba7e98ee 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c
index c6490ea12a6..832be006af8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c
index 9a5a33873d0..dbebe22183c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c
index d23a2aa8a1a..5f7852f69d4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c
index c73aff1e84b..80b6c0ff3a9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c
index b076c567a23..260c5b81e22 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c
index 7805b39466c..ae9c4f436ad 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
index 60a96ada068..4b99c638830 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
index b79e7d03ef3..2532ef7d535 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
index efc58205c59..676efa8cfd7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
index 25cf2ef5f6d..9aa05d5bfdf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
index 8dbdf137f61..4532296494c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
index 13d9aa03204..51db9379e9b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
index 887133e575b..a2e51c13268 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
index e23cbab797c..6ae7f693664 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c
index d3b7a90115a..e1b21e6c5c3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c
index b588b58a431..118489e923f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c
index 8db12c8da05..e47e242f061 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c
index fae494c0feb..833aa9c2367 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c
index 30da2de5b9c..46babedb949 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c
index 4ee23c284fc..15774e5a142 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c
index 42f83a62bbf..6f2bb4da3e3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c
index 1bbaaf5df1f..b9113fe4f39 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c
index 16ac73d96c2..b7fe5106414 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c
index bd4fdba125f..e6c4e9f66fb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c
index 4386ca9451b..8279da9ed45 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c
index 5255f4eaee5..6d59da7757d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c
index c7f64ce1d27..b4f5a22c03e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c
index c1a06d6729f..e203bd017cd 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c
index 9f612a4a2fc..0cba5d5bda8 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c
index e19076b0c3d..f4f0476427a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
index 2c96c2ac77f..476648ad459 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
index 6ed2793185d..ae9a196af7f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
index 9983baed23c..16b5949a2a2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
index 658763c4de2..d30150e0f1c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
index a63dbe621c6..fa79ce24eaf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
index e256cba3831..e18a39ed125 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
index 9361a980f8f..b9b95fe360e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
index 0664c6e77a7..b8b8978c1e6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c
index 8277577971a..d0eb7008537 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c
index 88b94db536c..b6d7088a8e7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c
index 2fbc10c211e..28d4d966802 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c
index ab3981b8f0c..e57fbb97080 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c
index c02da23da04..7fa3038d361 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c
index 9f8d4523fde..b0985484d1d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
index e956fe2de4f..ab09c9944ae 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
index cc0037986f8..09a8dab2f51 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
index 262e04c6a15..af40f7fa510 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c
index 6f1acc4c2ad..9670f8f56f3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c
index d5f6f19c28f..18427354570 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c
index db7df73d271..2697d039d70 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c
index a59409a1aef..8405b16314c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c
index 02906421d39..350e6e7e661 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c
index ee294336824..d455526f975 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c
index 4c9f64fcbf9..f71a0a4eded 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c
index 9281b94175b..46a002bc1c5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c
index 4aa7d549b36..3cab6f32310 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c
index e842b75e6b6..cada68b6d65 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c
index 917818445d0..0291b0cea4c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c
index 5726728ff6a..5eb7bab5e0d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
index 782d385b2f0..daddd1b4421 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
index cb96176a6dd..d4f443f7f56 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
index ee7ab8f86fe..b33d2c51c3f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
index d4074abe6e8..6d9bc79261b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
index 97112691529..c3b053b9f1f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
index baa8eddcecd..678b2eb898d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c
index 148e07b533e..fa7d0c05e8c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c
index 2608b727892..166bf421f14 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c
index 3f86c8cf713..0929f5a0a89 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c
index 3cc3342451f..1f4ba453cbc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c
index 6f5f7e8a63b..fc6ba30b36a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c
index dc0faae8898..dbe3f26b3b9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c
index 197d8ce0dfc..84a3bd81ad9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c
index 3bd195f489a..61f5716f0b7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c
index 325d9ae83a9..1b0bef91f37 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c
index 0d3b72feac5..83e15025e44 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c
index 29e863857c4..6e033b1d7ab 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c
index a4ca602bf58..4928341076d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c
index a2542f8608b..16744a4582c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c
index e47a2749c79..f1f19a87ba7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c
index 55afaf309ca..7133ddc7ad5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c
index 89be04bb1dd..6022e3be538 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c
index 8682715473b..b9ea8d9152c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c
index 9909279dfd3..aa41fcb32d0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c
index 0350934e65f..370701c8593 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c
index 85accf7f311..e68afa316a9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c
index 9018c7118d0..05d1b21b279 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c
index 9f73e6f24ad..4c8a9d0aa2c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c
index caa2ce435dd..4124036003e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c
index cc3f4d962e2..463c1ee12b4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c
index 768b60da73d..92bc44a4bb6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c
index a474ba661c2..26c7d750cef 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c
index 2a7fae5d29a..c91b0e1c2e3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c
index b370a9162c7..51ddab91500 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c
index fcc45491af6..556351f4984 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c
index b90bdf605ab..65b2f240520 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c
index dbe2a5f5d7d..91b0ffa0afd 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c
index 8947375be39..d66e9c8be34 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c
index 0601434574a..46b3f4499d3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c
index 1d58073ef4a..7d672c129db 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c
index 751b95e7379..912d4ad893d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c
index b26993b5d38..947c331622d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c
index 105002b89d8..e215d655ea2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c
index 97d5cfb2b41..ea4716c450e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c
index aa99be6a604..489c6ec0cb3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c
index f61acc69966..e8dfce432d1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c
index c0277445444..7e4c141e5d2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c
index 0eab804324c..904cfb6fe37 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c
index 68300400e7c..a7e12164e32 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c
index 3484f3b48de..283e1fd036e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c
index efec6cf916d..ad1739bd609 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c
index 34942fc3e41..595142e9cda 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c
index 8a35c0146cf..7dbc352cc1f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c
index 28b0fbc7bd0..3cd9224ef21 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c
index ec5ed4a11fe..69f1f531af4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c
index 02262e7a761..06032dbcc20 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c
index ef91aac45c7..3ebd88be85b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c
index 4f776cbc368..2f6c53a525e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c
index ba5ce37fa22..22fb5be97c5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c
index b6ef1d74de6..79eaeed6950 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c
index 94f6e68038b..7951ead8a31 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c
index 20ebd7f2073..659ccb4ac14 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c
index a8931037657..9282ec2a97a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c
index ad1c08f4d74..318b7aa9306 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c
index 2faa7891720..88e015f1fa3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c
index 742e24f48f6..990a96f7b3f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c
index a71993a770d..eea63a2fe50 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c
index 0499b4e29ba..64243fe3e8c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c
index 2a199da6b8d..3588b0a536f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c
index 87cd8302689..8ed1d22e919 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c
index 45def8d421d..d106af8f53b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c
index d0730063338..1feef8adb7f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c
index f755e770c8c..f5df1c78226 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c
index a12de372f2f..6730046a959 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c
index dacc7bb0cc6..76162c77d7e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c
index 9763eea7956..587432a6af1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c
index 0fd2c6105c0..e460a8dcafc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c
index 589d9c4e40e..cde28a314b9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c
index 98e0e610b74..569207086b0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c
index 1e522a0483d..4df0941264d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c
index 2b3bb698a79..f4aad09e783 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c
index 1cfde96acb4..2baa5204819 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c
index 269f2e63033..1dcffcc3050 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c
index 1423d389f6a..817ffb2d8ac 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c
index 49b21434550..d608b7fc9cf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c
index fe0f6023c7d..506e6cede95 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c
index 76baa4eb084..e2bfd7ed156 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c
index 593babb0bf2..1b4433f0e76 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c
index 34ceeebb2d3..def3f90a79d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c
index 6c457a04ec2..41a11563f36 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c
index 252d4a132bf..be8131e60ec 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c
index c5e5a727280..7ef00a2003a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c
index 49462ea68b6..c0719d0110c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c
index d60110017e8..26df8cea9fc 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c
index 0bf9c59a092..f20c50d69c1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c
index 4f10cf6f930..da97abceb2e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c
index 600dbc15192..ab7c218c7af 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c
index 8ff848d19a4..13520d1067b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c
index 57d38381822..e536848c2ef 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c
index 305972e7306..554dd6000c4 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c
index a6fdbf7ddfe..bc3bdbae2da 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c
index 24cb5ec85fa..409a3f9d808 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c
index a9fc90702ad..2624307be9d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c
index 3e1f84f193e..be19e19f09f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c
index 70c8987ec0f..95f6c703b9d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c
index a7317161adf..8ba180d8e39 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c
index 428d3e54ef2..26e5fe3f900 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c
index c5d5b2b0bd9..51396b8d0cd 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c
index 34dba3a33ba..475f2e82345 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c
index 8bf9bfedb6e..98ba895fde0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c
index 3d1a35ad957..ee561b02d0c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c
index 0c66a82e120..0c5b29e2673 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c
index 98fa9e566a5..d39b755441d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c
index f3dc5730b9d..dbedea9b078 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c
index 84aefb3c513..967bb206886 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c
index fda860f57bf..f9399498a99 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c
index c0d0f3fe258..becdef0696a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c
index 938abc30e4b..933cc69507d 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c
index 30e9fc550a5..c2e69a5de92 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c
index 0be1ac613a0..923aee050d3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c
index f295dd6214a..66a37192985 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c
index 696201227f4..e679b338d58 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c
index e8433e015a3..77f3cc7d72c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c
index e506345675f..2080fb2453e 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c
index e5e48fbbd1b..0cdc14455a3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c
index b18a1e6138e..a955af8fa2b 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c
index a846f43eff0..d9951e4a8cf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c
index 2f2a8d4dec7..f16aff86ef0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c
index 67eb5b0a732..2c4e659e9cf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c
index c0e3c3f337d..69b88cfb389 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c
index 7ec4e0e295d..7ea8ff0f322 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c
index 274dc7e283f..e332ec3b197 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c
index 8a3893659b6..5ecae572227 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c
index e8c489e15ec..02320e7a552 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c
index 0816bbd216f..a0ac97328b7 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c
index 80f270f9697..2fb4acd3d74 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c
index 5148d2acdb1..2ae998efb7c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c
index 24f9f054e0e..da06b019cc1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c
index 00800f7173a..eab80b2ddd9 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c
index 3aeeea18b0c..f17d16482dd 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c
index 33c6c560a14..93c36f3a613 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c
index 534e92381d6..a17f0b02a95 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c
index 8cbfa356aec..6f1ab88166f 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c
index 4765b053096..c9714bec6a1 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c
index f90a4aba7b1..d0e322fbede 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c
index e199f652b1f..7ec7963267a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c
index 833383052b4..22434e88cd6 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c
index ea2696fc259..359c0640784 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c
index a68225915f0..3df7e89a6f5 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c
index 3d4ab7702d1..1055c2b661c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c
index 50cacad1899..2d55af20dd3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c
index dc6578742d5..2590ca83c45 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c
index a2834160685..169f6ad4610 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c
index cc2427cd264..534047c2df3 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c
index 5f4859bc209..da659f1f2be 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c
index c3e3f34ea62..da4c90a07de 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c
index c8f82fc1f9e..5dc218a5f40 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c
index 5dbb4f9290f..ea5853c212c 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c
index f34e2364b46..8d1c6096c56 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c
index 697b3121091..860bd69c129 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c
index 21c23cda0c6..a4e62de7272 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c
index a9a230efb8a..b18a2e5fd88 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c
index 5ab3bb9830a..6d9ed03c0f2 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c
index 17cfafbda6c..33446bf4850 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
 /* { dg-add-options arm_v8_1m_mve_fp } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c
index 832fec2510a..63ee1c3bffb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c
index c351cb9f235..10f6d448d76 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c
index 40e38e8b036..66e5d158c51 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c
index a287f33660f..ffe6ff919cf 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c
index cb81ec4d1ca..55e796a1138 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c
index 21ed443a47d..3c8bd16647a 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c
index e98c854ab23..d3e1ce0e690 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c
index 240dd6320b6..f5602ffd0da 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c
index a941bac878f..84b8b1617b0 100644
--- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c
+++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c
@@ -1,4 +1,3 @@
-/* { dg-do compile  } */
 /* { dg-require-effective-target arm_v8_1m_mve_ok } */
 /* { dg-add-options arm_v8_1m_mve } */
 /* { dg-additional-options "-O2" } */
diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c
index 1f4bdb814d0..3c8943719bb 100644
--- a/gcc/testsuite/gcc.target/arm/mve/i[...]

[diff truncated at 524288 bytes]