[Bug target/97417] RISC-V Unnecessary andi instruction when loading volatile bool
jiawei at iscas dot ac.cn
gcc-bugzilla@gcc.gnu.org
Fri Dec 25 09:09:40 GMT 2020
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=97417
--- Comment #59 from jiawei <jiawei at iscas dot ac.cn> ---
Hi Kito,
Okay, I will retest the benchmark on gem5.
发自我的小米手机在 "kito at gcc dot gnu.org"
<gcc-bugzilla@gcc.gnu.org>,2020年12月25日 上午11:31写道:
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=97417
--- Comment #58 from Kito Cheng <kito at gcc dot gnu.org[1]> ---
Hi jiawei:
I would suggest you just using inst count rather than cycle or
time for
measuring benchmark if you using qemu, since qemu is functional
simulator not
cycle accurate neither nearly-cycle accurate simulator, so the
performance
number is coming from your native host (x86_64) cpu, and it also
might
sensitive on your host loading. or maybe you could try gem5 for
that?
Thanks your helping benchmark that :)
--
You are receiving this mail because:
You are on the CC list for the bug.
1. http://gnu.org
More information about the Gcc-bugs
mailing list