[Bug target/80568] x86 -mavx256-split-unaligned-load (and store) is affecting AVX2 code, but probably shouldn't be.

rguenth at gcc dot gnu.org gcc-bugzilla@gcc.gnu.org
Tue May 2 08:32:00 GMT 2017

Previous message (by thread): [Bug bootstrap/80565] [8 Regression] ICE at -O2 and -O3 in 32-bit mode (not 64-bit) on x86_64-linux-gnu (in edge_badness, at ipa-inline.c:1028)
Next message (by thread): [Bug target/80568] x86 -mavx256-split-unaligned-load (and store) is affecting AVX2 code, but probably shouldn't be.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=80568

--- Comment #1 from Richard Biener <rguenth at gcc dot gnu.org> ---
It was a bugfix and it's now working as intended AFAIK.  You can search for
duplicate bugreports.

Previous message (by thread): [Bug bootstrap/80565] [8 Regression] ICE at -O2 and -O3 in 32-bit mode (not 64-bit) on x86_64-linux-gnu (in edge_badness, at ipa-inline.c:1028)
Next message (by thread): [Bug target/80568] x86 -mavx256-split-unaligned-load (and store) is affecting AVX2 code, but probably shouldn't be.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Gcc-bugs mailing list