[Bug rtl-optimization/80491] [6/7/8 Regression] Compiler regression for long-add case.

[jakub at gcc dot gnu.org]

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=80491

Jakub Jelinek <jakub at gcc dot gnu.org> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |segher at gcc dot gnu.org

--- Comment #6 from Jakub Jelinek <jakub at gcc dot gnu.org> ---
Segher, any idea what can be done about the second (combiner) issue?
Is it possible to special case MODE_CC class hard registers that are just
clobbered on the i2 insn using a separate clobber in a parallel (so the
single_set in that case which is what we try to substitute doesn't clobber it)
and not in insns in between i1 and i2 and i2 and i3?