[Bug rtl-optimization/34529] Wrong code with altivec stores and offsets

[pinskia at gcc dot gnu dot org]

------- Comment #2 from pinskia at gcc dot gnu dot org  2007-12-19 00:25 -------
After reload we have:
(insn 35 10 37 2 t.c:9 (set (reg:SI 9 9)
        (reg/f:SI 65 lr [122])) 325 {*movsi_internal1} (nil))

(insn 37 35 38 2 t.c:9 (set (reg:SI 9 9)
        (const_int 560560 [0x88db0])) 325 {*movsi_internal1} (nil))

(insn 38 37 13 2 t.c:9 (set (reg:SI 9 9)
        (plus:SI (reg:SI 9 9)
            (reg:SI 9 9))) 79 {*addsi3_internal1} (expr_list:REG_EQUIV (plus:SI
(reg:SI 9 9)
            (const_int 560560 [0x88db0]))
        (nil)))

(insn:HI 13 38 16 2 t.c:9 (set (mem/s:V4SF (reg:SI 9 9) [3 b+560560 S16 A128])
        (reg/v:V4SF 77 0 [orig:121 a ] [121])) 655 {altivec_stvx_v4sf} (nil))


-- 

pinskia at gcc dot gnu dot org changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
           Keywords|                            |ra


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=34529