[Bug tree-optimization/18463] [4.0/4.1 Regression] suboptimal use of fancy x86 addressing modes
jh at suse dot cz
gcc-bugzilla@gcc.gnu.org
Mon Jun 13 13:40:00 GMT 2005
------- Additional Comments From jh at suse dot cz 2005-06-13 13:40 -------
Subject: Re: [4.0/4.1 Regression] suboptimal use of fancy x86 addressing modes
>
> ------- Additional Comments From pinskia at gcc dot gnu dot org 2005-06-13 12:46 -------
> On the mainline we get now:
> .L4:
> movl (%ebp,%edx,4), %eax
> movl %eax, (%ebx,%edx,4)
> movl (%esi,%edx,4), %eax
> movl %eax, (%ecx,%edx,4)
> incl %edx
> cmpl %edx, %edi
> jne .L4
>
> Which is better but the two loads/stores are not scheduled.
-frename-registers? But hardware will do that for you anyway.
Honza
>
> --
>
>
> http://gcc.gnu.org/bugzilla/show_bug.cgi?id=18463
>
> ------- You are receiving this mail because: -------
> You are on the CC list for the bug, or are watching someone who is.
--
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=18463
More information about the Gcc-bugs
mailing list