This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Tremendous increase in compile times for 3.4.1 with -mcpu=G5


On Aug 14, 2004, at 1:32 PM, David Edelsohn wrote:
Bradley Lucier writes:

Brad> I've been trying to digest this. Is this a problem that gcc has with
Brad> 64-bit ppc architecture, i.e., one that will also show up on aix and
Brad> linux64?


-mcpu=G5 is not a pure 64-bit PowerPC mode, it is a mixed mode:
64-bit computation within a function, but 32-bit ABI. The conversion back
and forth at function boundaries causes the register allocator fits.

I believe Sparc V8plus mode is the only thing similar. That might well have
the same problem.



Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]