This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH] Improved target tuning in simplify-rtx.c
- From: <tm_gccmail at kloo dot net>
- To: Joerg Beyer <j dot beyer at web dot de>
- Cc: gcc at gcc dot gnu dot org
- Date: Fri, 16 Jul 2004 17:41:16 -0700 (PDT)
- Subject: Re: [PATCH] Improved target tuning in simplify-rtx.c
On Thu, 8 Jul 2004, Joerg Beyer wrote:
> you wrote:
>
> > Ideally, you would embed a simple processor simulator in the target.c
> > file. You would the call the processor model twice; once to evaluate the
> > original list of insns and again to evaluate the modified list of insns
> > to determine whether the optimization is profitable.
> >
> > Toshi
>
> Toshi,
>
> is looks like, that valgrind does this job already for x86 processors
> with it's cachegrind tool. It sums up, a lot parameters that could be used as metric
> in this case:
Valgrind is the wrong tool. It models the cache, not the
microarchitecture.
Toshi