This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: Incorrect DWARF-2 register numbers on PPC64?
- From: David Edelsohn <dje at watson dot ibm dot com>
- To: cagney at gnu dot org
- Cc: gcc at gcc dot gnu dot org, gdb-patches at sources dot redhat dot com, "Ulrich Weigand" <Ulrich dot Weigand at de dot ibm dot com>, geoffk at geoffk dot org, Mark Kettenis <kettenis at chello dot nl>
- Date: Thu, 18 Dec 2003 17:58:42 -0500
- Subject: Re: Incorrect DWARF-2 register numbers on PPC64?
- References: <OFEA5CA921.302AEEB5-ON41256E00.005FB141@de.ibm.com>
>>>>> Andrew Cagney writes:
> Argh! Someone teach GCC about the PPC64 DWARF register numbering
> please! Before it is too late! Now it is using the PPC32 LR register
> number, which just happens to be the PPC64 FPSCR register.
The 32-bit PowerPC System V ABI defines DWARF Register Number
Mapping that does not appear to be implemented in GCC or GDB. This issue
probably requires more thought and discussion about whether PPC64 should
be compatible with PPC32 or PPC64 should be compliant with the ABI or both
PPC32 and PPC64 should be compliant with the ABI.
David