This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

gcc backend general question


Hi
I am trying to configure gcc backend for a new architecture. This
architecture has only 32bit memory references, so for QI and HI moves I
have to do masking and shifting....
I was wondering if there exist such a configuration fo r some other
architecture which I could study. 
i.e. Is there an architecture in gcc/config where 1 byte and 2 byte
memory accesses are performed using SI(4byte) moves?
Thanx
Spundun




Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]