This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: -fprefetch-loop-arrays on PowerPC


>>>>> Jan Hubicka writes:

>> dcbt 0,28     < ===========
>> dcbtst 0,28   < ===========

Jan> Hmm, I am getting somewhat confused by PPC assembly.  The loop is
Jan> copying data fom first to result, so I guess it is OK to have two
Jan> prefetches, one for read and one for write.
Jan> But what does the ,28 mean? Is that register number?  If so, where it
Jan> gets initialized?

	The PowerPC cache touch instructions touch the sum of the two
register arguments.  If the first register argument is zero, it is treated
as the value zero so the address only is the second register argument.
The fragment does not show where register 28 is set, so we don't know its
source. 

David


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]