This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: paradoxical subreg problem [ patch attached ]



>   3. SUBREG_REG (op0) is a memory and LOAD_EXTEND_OP is defined. 

And doesn't return NIL for the mode of op0.  The ARM port can do this for 
HImode, since there are variants of the ARM (older ones) that don't extend 
half-word memory fetches.

>  In that
>   case we know those bits are zeros or ones; however we do not know if
>   they are the same as the upper bits of op1.  It seems to me we should
>   not make the simplification in this case.

R.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]