This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[PATCH] RISC-V: Add patterns to convert AND mask to two shifts.
- From: Jim Wilson <jimw at sifive dot com>
- To: gcc-patches at gcc dot gnu dot org
- Cc: Jim Wilson <jimw at sifive dot com>
- Date: Sat, 30 Jun 2018 14:53:37 -0700
- Subject: [PATCH] RISC-V: Add patterns to convert AND mask to two shifts.
This fixes a problem reported by Bruce Hoult on the RISC-V isa-dev mailing
list. Given a testcase with two shifts, gcc canonicalizes to an AND with a
mask, and then we get 3 instructions at the end when we should have two. This
adds combiner patterns to convert AND mask back to two shifts when that is
beneficial. I added 3 testcases to verify the optimization.
This was tested with riscv64-linux native, and riscv32-elf cross. There were
no regressions.
Committed.
Jim
gcc/
* config/riscv/predicates.md (p2m1_shift_operand): New.
(high_mask_shift_operand): New.
* config/riscv/riscv.md (lshrsi3_zero_extend_3+1): New combiner
pattern using p2m1_shift_operand.
(lshsi3_zero_extend_3+2): New combiner pattern using
high_mask_shift_operand.
gcc/testsuite/
* gcc.target/riscv/shift-shift-1.c: New.
* gcc.target/riscv/shift-shift-2.c: New.
* gcc.target/riscv/shift-shift-3.c: New.
---
gcc/config/riscv/predicates.md | 20 ++++++++++++
gcc/config/riscv/riscv.md | 32 +++++++++++++++++++
.../gcc.target/riscv/shift-shift-1.c | 17 ++++++++++
.../gcc.target/riscv/shift-shift-2.c | 29 +++++++++++++++++
.../gcc.target/riscv/shift-shift-3.c | 18 +++++++++++
5 files changed, 116 insertions(+)
create mode 100644 gcc/testsuite/gcc.target/riscv/shift-shift-1.c
create mode 100644 gcc/testsuite/gcc.target/riscv/shift-shift-2.c
create mode 100644 gcc/testsuite/gcc.target/riscv/shift-shift-3.c
diff --git a/gcc/config/riscv/predicates.md b/gcc/config/riscv/predicates.md
index a2799d4cb98..cffc831bbc7 100644
--- a/gcc/config/riscv/predicates.md
+++ b/gcc/config/riscv/predicates.md
@@ -71,6 +71,26 @@
return !LUI_OPERAND (INTVAL (op)) && !SMALL_OPERAND (INTVAL (op));
})
+(define_predicate "p2m1_shift_operand"
+ (match_code "const_int")
+{
+ int val = exact_log2 (INTVAL (op) + 1);
+ if (val < 12)
+ return false;
+ return true;
+ })
+
+(define_predicate "high_mask_shift_operand"
+ (match_code "const_int")
+{
+ int val1 = clz_hwi (~ INTVAL (op));
+ int val0 = ctz_hwi (INTVAL (op));
+ if ((val0 + val1 == BITS_PER_WORD)
+ && val0 > 31 && val0 < 64)
+ return true;
+ return false;
+})
+
(define_predicate "move_operand"
(match_operand 0 "general_operand")
{
diff --git a/gcc/config/riscv/riscv.md b/gcc/config/riscv/riscv.md
index a5940dcc425..7b411f0538e 100644
--- a/gcc/config/riscv/riscv.md
+++ b/gcc/config/riscv/riscv.md
@@ -1711,6 +1711,38 @@
[(set_attr "type" "shift")
(set_attr "mode" "SI")])
+;; Handle AND with 2^N-1 for N from 12 to XLEN. This can be split into
+;; two logical shifts. Otherwise it requires 3 instructions: lui,
+;; xor/addi/srli, and.
+(define_split
+ [(set (match_operand:GPR 0 "register_operand")
+ (and:GPR (match_operand:GPR 1 "register_operand")
+ (match_operand:GPR 2 "p2m1_shift_operand")))]
+ ""
+ [(set (match_dup 0)
+ (ashift:GPR (match_dup 1) (match_dup 2)))
+ (set (match_dup 0)
+ (lshiftrt:GPR (match_dup 0) (match_dup 2)))]
+{
+ operands[2] = GEN_INT (BITS_PER_WORD
+ - exact_log2 (INTVAL (operands[2]) + 1));
+})
+
+;; Handle AND with 0xF...F0...0 where there are 32 to 63 zeros. This can be
+;; split into two shifts. Otherwise it requires 3 instructions: li, sll, and.
+(define_split
+ [(set (match_operand:DI 0 "register_operand")
+ (and:DI (match_operand:DI 1 "register_operand")
+ (match_operand:DI 2 "high_mask_shift_operand")))]
+ "TARGET_64BIT"
+ [(set (match_dup 0)
+ (lshiftrt:DI (match_dup 1) (match_dup 2)))
+ (set (match_dup 0)
+ (ashift:DI (match_dup 0) (match_dup 2)))]
+{
+ operands[2] = GEN_INT (ctz_hwi (INTVAL (operands[2])));
+})
+
;;
;; ....................
;;
diff --git a/gcc/testsuite/gcc.target/riscv/shift-shift-1.c b/gcc/testsuite/gcc.target/riscv/shift-shift-1.c
new file mode 100644
index 00000000000..a5343a31b14
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/shift-shift-1.c
@@ -0,0 +1,17 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gc -mabi=ilp32 -O" } */
+
+/* Test for lshrsi3_zero_extend_3+1 pattern that uses p2m1_shift_operand. */
+unsigned int
+sub1 (unsigned int i)
+{
+ return (i << 1) >> 1;
+}
+
+unsigned int
+sub2 (unsigned int i)
+{
+ return (i << 20) >> 20;
+}
+/* { dg-final { scan-assembler-times "slli" 2 } } */
+/* { dg-final { scan-assembler-times "srli" 2 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/shift-shift-2.c b/gcc/testsuite/gcc.target/riscv/shift-shift-2.c
new file mode 100644
index 00000000000..3f07e7776e7
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/shift-shift-2.c
@@ -0,0 +1,29 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv64gc -mabi=lp64 -O" } */
+
+/* Test for lshrsi3_zero_extend_3+1 pattern that uses p2m1_shift_operand. */
+unsigned int
+sub1 (unsigned int i)
+{
+ return (i << 1) >> 1;
+}
+
+unsigned int
+sub2 (unsigned int i)
+{
+ return (i << 20) >> 20;
+}
+
+unsigned long
+sub3 (unsigned long i)
+{
+ return (i << 1) >> 1;
+}
+
+unsigned long
+sub4 (unsigned long i)
+{
+ return (i << 52) >> 52;
+}
+/* { dg-final { scan-assembler-times "slli" 4 } } */
+/* { dg-final { scan-assembler-times "srli" 4 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/shift-shift-3.c b/gcc/testsuite/gcc.target/riscv/shift-shift-3.c
new file mode 100644
index 00000000000..c974e75b38a
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/shift-shift-3.c
@@ -0,0 +1,18 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv64gc -mabi=lp64 -O" } */
+
+/* Test for lshrsi3_zero_extend_3+2 pattern that uses
+ high_mask_shift_operand. */
+unsigned long
+sub1 (unsigned long i)
+{
+ return (i >> 32) << 32;
+}
+
+unsigned long
+sub2 (unsigned long i)
+{
+ return (i >> 63) << 63;
+}
+/* { dg-final { scan-assembler-times "slli" 2 } } */
+/* { dg-final { scan-assembler-times "srli" 2 } } */
--
2.17.1