This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH], PR target/80510, Optimize 32-bit offsettable memory references on power7/power8


On Thu, Jun 22, 2017 at 06:54:52PM -0400, Michael Meissner wrote:
> This patch implements the necessary move and peephole support for 32-bit ISA
> 2.05/2.06 (power7/power8) targets, so that the compiler can optimize:
> 
> 	load FPR, <offsettable memory>		move FPR, ALTIVEC
> 	move ALTIVEC, FPR			store FPR, <offsettable memory>
> 
> into:
> 
> 	ADDI GPR, <offsettable address>		ADDI GPR, <offsettable address>
> 	load ALTIVEC, GPR			store ALTIVEC, GPR

> Can I install this into the trunk and after a burn in period, install it on the
> GCC 7 and GCC 6 branches (the previous patch for 64-bit is already installed on
> both branches)?  If desired, I can make sure it gets into 6.4, or I can wait to
> install the patch until after 6.4 ships.

Okay for trunk; okay for 7.  Also okay for 6, if you are confident it will
not cause problems.  Thanks,


Segher


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]