This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[PATCH][wwwdocs][AArch64] Mention -mcpu=qdf24xx support for GCC 6
- From: Kyrill Tkachov <kyrylo dot tkachov at foss dot arm dot com>
- To: GCC Patches <gcc-patches at gcc dot gnu dot org>
- Cc: Marcus Shawcroft <marcus dot shawcroft at arm dot com>, Richard Earnshaw <Richard dot Earnshaw at arm dot com>, James Greenhalgh <james dot greenhalgh at arm dot com>, Jim Wilson <jim dot wilson at linaro dot org>
- Date: Thu, 02 Jun 2016 15:54:43 +0100
- Subject: [PATCH][wwwdocs][AArch64] Mention -mcpu=qdf24xx support for GCC 6
- Authentication-results: sourceware.org; auth=none
Hi all,
As discussed some time ago with Jim, here's the AArch64 note mentioning the support for Qualcomm QDF24xx
that was added in GCC 6.
Ok to commit?
Thanks,
Kyrill
Index: htdocs/gcc-6/changes.html
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-6/changes.html,v
retrieving revision 1.82
diff -U 3 -r1.82 changes.html
--- htdocs/gcc-6/changes.html 31 May 2016 08:01:35 -0000 1.82
+++ htdocs/gcc-6/changes.html 2 Jun 2016 14:44:02 -0000
@@ -435,6 +435,11 @@
options as well as the equivalent target attributes and pragmas.
</li>
<li>
+ The Qualcomm QDF24xx processor is now supported via the
+ <code>-mcpu=qdf24xx</code> and <code>-mtune=qdf24xx</code>
+ options as well as the equivalent target attributes and pragmas.
+ </li>
+ <li>
Code generation for the ARM Cortex-A57 processor is improved.
Among general code generation improvements, a better algorithm is
added for allocating registers to floating-point multiply-accumulate