This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
RE: [PATCH][ARM] Enable fusion of AES instructions
- From: "Wilco Dijkstra" <Wilco dot Dijkstra at arm dot com>
- To: "'Yvan Roux'" <yvan dot roux at linaro dot org>
- Cc: <gcc-patches at gcc dot gnu dot org>
- Date: Wed, 25 Nov 2015 14:11:03 -0000
- Subject: RE: [PATCH][ARM] Enable fusion of AES instructions
- Authentication-results: sourceware.org; auth=none
- References: <000901d122f5$d6c67fc0$84537f40$ at arm dot com> <CAD57uCefedBLwpfnDqGFOdtz1N3DxVv6EYEx2r9MQBKv-Murnw at mail dot gmail dot com>
Yvan Roux wrote:
> I've a question regarding Cortex-A35, I don't see the same
> documentation for it on ARM website as we have for the other cores
> yet, but is AES fusion not beneficial for it or is it planned to do it
> later ?
It's early days for Cortex-A35, GCC 6 just has initial support. When the
optimization manual is released further tuning might be feasible, but for
now treating it as a single-issue Cortex-A53 is a reasonable approximation.
Wilco