This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [AArch64] Fix vcvt_high_f64_f32 and vcvt_figh_f32_f64 intrinsics.
- From: Christophe Lyon <christophe dot lyon at linaro dot org>
- To: James Greenhalgh <james dot greenhalgh at arm dot com>
- Cc: "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>, Marcus Shawcroft <marcus dot shawcroft at arm dot com>, Tejas Belagod <tejas dot belagod at arm dot com>, Alan Lawrence <alan dot lawrence at arm dot com>
- Date: Wed, 9 Sep 2015 11:28:28 +0200
- Subject: Re: [AArch64] Fix vcvt_high_f64_f32 and vcvt_figh_f32_f64 intrinsics.
- Authentication-results: sourceware.org; auth=none
- References: <1441787488-19661-1-git-send-email-james dot greenhalgh at arm dot com>
On 9 September 2015 at 10:31, James Greenhalgh <james.greenhalgh@arm.com> wrote:
>
> Hi,
>
> This patch clears up some remaining confusion in the vector lane orderings
> for the two intrinsics mentioned in the title.
>
> Bootstrapped on aarch64-none-linux-gnu and regression tested for
> aarch64_be-none-elf with no issues.
>
Does this actually fix an existing testcase?
> OK?
>
> Thanks,
> James
>
> ---
> 2015-09-09 James Greenhalgh <james.greenhalgh@arm.com>
>
> * config/aarch64/aarch64-simd.md (vec_unpacks_lo_v4sf): Rewrite
> as an expand.
> (vec_unpacks_hi_v4sf): Likewise.
> (aarch64_float_extend_lo_v2df): Rename to...
> (aarch64_fcvtl_v4sf): This.
> (aarch64_fcvtl2_v4sf): New.
> (aarch64_float_truncate_hi_v4sf): Rewrite as an expand.
> (aarch64_float_truncate_hi_v4sf_le): New.
> (aarch64_float_truncate_hi_v4sf_be): Likewise.
>