This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [Aarch64][3/3] Add tests for atomic compare-and-swap instructions.

From: Matthew Wahab <matthew dot wahab at foss dot arm dot com>
To: gcc-patches at gcc dot gnu dot org
Date: Wed, 12 Aug 2015 12:13:00 +0100
Subject: Re: [Aarch64][3/3] Add tests for atomic compare-and-swap instructions.
Authentication-results: sourceware.org; auth=none
References: <55CB1C0D dot 6070405 at foss dot arm dot com> <55CB1D09 dot 1050305 at foss dot arm dot com> <CA+=Sn1k8FhS81UiQxMycCT2PgQqVrEEw9mDOE3LNKd3R0Diicg at mail dot gmail dot com>

On 12/08/15 11:51, Andrew Pinski wrote:

On Wed, Aug 12, 2015 at 6:16 PM, Matthew Wahab
<matthew.wahab@foss.arm.com> wrote:

ARMv8.1 adds instructions for atomic compare-and-swap with optional
memory ordering specifiers. This patch adds tests for the
compare-and-swap instructions as two files. The first is support code to
run the test with a range of types and memory models, the second is the
test for the CAS instruction.


I noticed you did not change the other cas testcases so they don't set
lse.  This can cause those testcases to fail if a cpu defaults to
having LSE.
I am going to be modifying a cpu to default to LSE enabled soonish.


I'll see what I can do.
Matthew

References:
- [Aarch64][1/3] Use atomic compare-and-swap instructions when available.
  - From: Matthew Wahab
- [Aarch64][3/3] Add tests for atomic compare-and-swap instructions.
  - From: Matthew Wahab
- Re: [Aarch64][3/3] Add tests for atomic compare-and-swap instructions.
  - From: Andrew Pinski

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]