This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH][PR target/15184] Fix for direct byte access on x86


On Thu, Jan 29, 2015 at 07:30:31AM -0700, Jeff Law wrote:
> @@ -2643,6 +2644,34 @@ try_combine (rtx_insn *i3, rtx_insn *i2, rtx_insn *i1, rtx_insn *i0,
>  		   || GET_CODE (src) == LSHIFTRT)
>  	    nshift++;
>  	}
> +
> +      /* If I0 loads a memory and I3 sets the same memory, then I2 and I3
> +	 are likely manipulating its value.  Ideally we'll be able to combine
> +	 all four insns into a bitfield insertion of some kind. 

"I1 and I2"?

Very simple patch, nice :-)


Segher


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]