This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH][AArch64]Fix ICE at -O0 on vld1_lane intrinsics


On 25 November 2014 at 14:03, Alan Lawrence <alan.lawrence@arm.com> wrote:

> gcc/ChangeLog:
>
>         * config/aarch64/arm_neon.h (__AARCH64_NUM_LANES, __aarch64_lane
> *2):
>         New.
>         (aarch64_vset_lane_any): Redefine using previous, same for BE + LE.
>         (vset_lane_f32, vset_lane_f64, vset_lane_p8, vset_lane_p16,
>         vset_lane_s8, vset_lane_s16, vset_lane_s32, vset_lane_s64,
>         vset_lane_u8, vset_lane_u16, vset_lane_u32, vset_lane_u64): Remove
>         number of lanes.
>         (vld1_lane_f32, vld1_lane_f64, vld1_lane_p8, vld1_lane_p16,
>         vld1_lane_s8, vld1_lane_s16, vld1_lane_s32, vld1_lane_s64,
>         vld1_lane_u8, vld1_lane_u16, vld1_lane_u32, vld1_lane_u64): Call
>         __aarch64_vset_lane_any rather than vset_lane_xxx.
>
> gcc/testsuite/ChangeLog:
>
>         * gcc.target/aarch64/vld1_lane-o0.c: New test.

OK /Marcus


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]