This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [GCC RFC]A new and simple pass merging paired load store instructions


On Tue, May 20, 2014 at 12:13 AM, Bin.Cheng <amker.cheng@gmail.com> wrote:
> On Tue, May 20, 2014 at 1:30 AM, Jeff Law <law@redhat.com> wrote:
>> On 05/19/14 00:38, Bin.Cheng wrote:
>>>
>>> On Sat, May 17, 2014 at 12:32 AM, Jeff Law <law@redhat.com> wrote:
>>>>
>>>> On 05/16/14 04:07, Bin.Cheng wrote:
>>>>
>>>>
>>>>
>>>> But can't you go through movXX to generate either the simple insn on the
>>>> ARM
>>>> or the PARALLEL on the thumb?
>>>>
>>> Yes, I think it's more than upsizing the mode.  There is another
>>> example from one of x86's candidate peephole patch at
>>> https://gcc.gnu.org/ml/gcc-patches/2014-04/msg00467.html
>>>
>>> The patch wants to do below transformation, which I think is very
>>> target dependent.
>>
>> Presumably there's no way to go through an expander here?
> I don't know very much with respect to this case, maybe the patch
> author can help here.
>

I just checked the expand result for my case. TER could make expand
see the two intrinsics at the same time so in theory it is possible to
make the merge happen in expand. I havn't looked into detail.

Thanks,
Wei.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]