This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[PATCH, AArch64] Fix for PR61202


Hi

The last operand of instruction sqdmulh can only be low fp registers,
so we should use constraint "x". But the intrinsic functions use "w".
This patch fixed the constrains in these intrinsics.

Passed dejagnu test on aarch64 qemu. OK for trunk, 4.9 and 4.8?

thanks
Guozhi Wei


2014-05-19  Guozhi Wei  <carrot@google.com>

        * config/aarch64/arm_neon.h (vqdmulh_n_s16): Change
        the last operand's constraint.
        (vqdmulh_n_s32): Likewise.
        (vqdmulhq_n_s16): Likewise.
        (vqdmulhq_n_s32): Likewise.

Attachment: patch
Description: Binary data


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]