This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: PATCH: PR target/59088: -mtune=core-avx2 doesn't turn on SSE unaligned load/store
- From: Uros Bizjak <ubizjak at gmail dot com>
- To: "H.J. Lu" <hjl dot tools at gmail dot com>
- Cc: "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>
- Date: Tue, 12 Nov 2013 15:28:26 +0100
- Subject: Re: PATCH: PR target/59088: -mtune=core-avx2 doesn't turn on SSE unaligned load/store
- Authentication-results: sourceware.org; auth=none
- References: <20131112135508 dot GA841 at intel dot com>
On Tue, Nov 12, 2013 at 2:55 PM, H.J. Lu <hongjiu.lu@intel.com> wrote:
> I checked in this patch to turn on SEE unaligned load and store for
> Haswell. OK for 4.8?
>
> Thanks.
>
> H.J.
> ---
> 2013-11-12 H.J. Lu <hongjiu.lu@intel.com>
>
> PR target/59088
> * config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL):
> Set for m_HASWELL.
> (X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Set for m_HASWELL.
OK.
Thanks,
Uros.