This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [RFC, x86] Changes for AVX and AVX2 processors
On Sun, Dec 30, 2012 at 5:05 PM, Vladimir Yakovlev <vbyakovl23@gmail.com> wrote:
> I fixed typos and added CalangeLog.
>
> 2012-12-27 Vladimir Yakovlev <vladimir.b.yakovlev@intel.com
>
> * config/i386/i386-c.c (ix86_target_macros_internal): New case.
> (ix86_target_macros_internal): Likewise.
>
> * config/i386/i386.c (m_CORE2I7): Removed.
> (m_CORE_HASWELL): New macro.
> (m_CORE_ALL): Likewise.
> (initial_ix86_tune_features): m_CORE2I7 is replaced by m_CORE_ALL.
> (initial_ix86_arch_features): Likewise.
> (processor_target_table): Initializations for Core avx2.
> (cpu_names): New names "core-avx2".
> (ix86_option_override_internal): Changed PROCESSOR_COREI7 by
> PROCESSOR_CORE_HASWELL.
> (ix86_issue_rate): New case.
> (ia32_multipass_dfa_lookahead): Likewise.
> (ix86_sched_init_global): Likewise.
> (get_builtin_code_for_version): Likewise.
>
> * config/i386/i386.h (TARGET_HASWELL): New macro.
> (target_cpu_default): New TARGET_CPU_DEFAULT_haswell.
> (processor_type): New PROCESSOR_HASWELL.
Please remove this part, it should be part of processor dispatcher part:
@@ -28705,6 +28712,10 @@ get_builtin_code_for_version (tree decl, tree
*predicate_list)
arg_str = "corei7";
priority = P_PROC_SSE4_2;
break;
+ case PROCESSOR_HASWELL:
+ arg_str = "core-avx2";
+ priority = P_PROC_SSE4_2;
+ break;
case PROCESSOR_ATOM:
arg_str = "atom";
priority = P_PROC_SSSE3;
Uros.