This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [Patch.AVR,4.6] Fix PR51002


Joerg Wunsch wrote:
> As Georg-Johann Lay wrote:
> 
>> There is ATtiny4313 (and maybe others) that have 8-bit SP and 0x100 RAM.
>> As RAM starts at 0x60, I wonder what the meaning of SP is?
> 
> I think this is simply a bug in the datasheet.  The device description
> XML file of the ATtiny4313 mentions an SPH register, and it would not
> make any much sense without it.

Then avr-mcus.def adopted this bug from the manual for ATtiny4313 at least:

AVR_MCU ("attiny4313", ARCH_AVR25, "__AVR_ATtiny4313__", 1 /* short_sp, should
be 0 ? */, 0, 0x0060, "tn4313")

Johann


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]