This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH, i386]: Remove Y2, Y3 and Y4 register constraints


On Thu, Aug 25, 2011 at 8:00 PM, Richard Henderson <rth@redhat.com> wrote:
>> @@ -3445,7 +3463,7 @@
>> ?})
>>
>> ?(define_insn "*zero_extendsidi2_rex64"
>> - ?[(set (match_operand:DI 0 "nonimmediate_operand" ?"=r,o,?*Ym,?*y,?*Yi,*Y2")
>> + ?[(set (match_operand:DI 0 "nonimmediate_operand" ?"=r,o,?*Ym,?*y,?*Yi,*x")
>> ? ? ? (zero_extend:DI
>> ? ? ? ?(match_operand:SI 1 "nonimmediate_operand" "rm,0,r ? ,m ?,r ? ,m")))]
>> ? ?"TARGET_64BIT"
>> @@ -3470,7 +3488,7 @@
>
> Missing ISA attr? ?Although perhaps it doesn't matter; this is 64-bit, and
> if -mno-sse we disable the register bank.
>
> Other than this I didn't see any errors.

No, this was done on purpose. We assume that SSE2 (so, Y2) is always
enabled on x86_64 target. -mno-sse is handled in
ix86_conditional_register_usage by marking all SSE regs fixed.

Please note that all *_rex64 patterns were changed in the same way, as
described in the ChangeLog entry.

Uros.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]