This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: PR target/46329: Reject Neon structure constants


Richard Earnshaw <rearnsha@arm.com> writes:
> I'm uncomfortable about this.  Generally the ARM port doesn't work well
> with the target-independent constant pool and it's better to assert that
> this is empty when it comes to final assembly generation.  Can you
> clarify by way of example how this patch is working please (ie some
> sample output).

Sure, for the testcase in the PR, we get:

        ldr     r8, .L3
        vldmia  r8, {d16-d19}
        ...
.L3:
        .word   .LC0
        ...
.LC0:
        .word   0
        [x 7]

(this is at -O0).  With -fPIC we get:

        ldr     r3, .L3
.LPIC0:
        add     r3, pc, r3
        vldmia  r3, {d16-d19}
        ...
.L3:
        .word   .LC0-(.LPIC0+8)

Richard


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]